

TQMxCU1-HPCM User's Manual

TQMxCU1-HPCM UM 0102 12.12.2024






TABLE OF CONTENTS

1.	ABOUT THIS MANUAL	1
1.1	Copyright and License Expenses	1
1.2	Registered Trademarks	1
1.3	Disclaimer	
1.4	Intended Use	
1.5	Imprint	
1.6	Service and Support	
1.7	Tips on Safety	
1.8	Symbols and Typographic Conventions	
1.9	Handling and ESD Tips	
1.10	Naming of Signals	
1.11	Further Applicable Documents / Presumed Knowledge	
2.	INTRODUCTION	
2.1	Overview	
2.2	Compliance	
2.3	Versions	
2.4	Accessories	
3.	FUNCTION	
3.1 3.2	Block DiagramElectrical Characteristics	
3.2.1 3.2.2	Supply Voltage Power Consumption	
3.2.2	Real Time Clock Power Consumption	
3.3	Environmental Conditions	
3.4	System Components	
3.4.1	Processor	
3.4.1.1	Intel® Turbo Boost Technology	
3.4.1.2	Intel® Configurable Thermal Design Power	
3.4.2	Graphics	
3.4.3	Memory	
3.4.3.1	LPDDR5x SDRAM	
3.4.3.2	SPI Boot Flash Interface	14
3.4.3.3	UEFI BIOS Flash Boot Select Signals	15
3.4.3.4	SPI General-purpose Interface	15
3.4.3.5	EEPROM	15
3.4.4	Real Time Clock	
3.4.5	Trusted Platform Module	
3.4.6	Temperature Monitor and Fan Control	
3.4.7	TQ Flexible I/O Configuration (TQ-flexiCFG)	
3.5	Interfaces	
3.5.1	PCI Express Interface	
3.5.2	USB4 / TBT / DDI / USB 3.2 / USB 2.0 Interface	
3.5.3	Digital Display Interface	
3.5.4	NBASE-T Ethernet	
3.5.5	General-Purpose Input/Output	
3.5.6 3.5.7	High Definition Audio InterfaceeSPI Bus	
3.5.8	I ² C Bus	
3.5.9	SMBus	
3.5.10	Serial Ports	
3.5.11	Watchdog Timer	
3.6	Connectors	
3.6.1	COM-HPC® Mini Connector	
3.6.2	Debug Header	
3.6.3	TQM Debug Card	
3.6.4	Debug Module LED	
3.7	COM-HPC® Mini Connector Pinout	
3.7.1	Signal Assignment Abbreviations	
3.7.2	COM-HPC® Mini Connector Pin Assignment	22
4.	MECHANICS	30
4.1	Dimensions	
4.2	Component Placement and Labels	31



4.3	Heat Spreader	
4.4	Mechanical and Thermal Considerations	32
4.5	Protection against External Effects	32
5.	SOFTWARE	33
5.1	System Resources	33
5.1.1	I2C0 Bus Devices	33
5.1.2	SMBus	33
5.1.3	Memory Mapping	33
5.1.4	Interrupt Mapping	
5.2	Operating Systems	34
5.2.1	Supported Operating Systems	
5.2.2	Driver Download	
5.3	TQ-Systems Embedded Application Programming Interface (EAPI)	
5.4	Software Tools	
6.	BIOS – MENU	35
6.1	Continue	35
6.2	Boot Manager	
6.3	Device Manager	
6.3.1	Driver Health Manager	
6.3.2	Network Device List	
6.4	Boot from File	
6.5	Administer Secure Boot	
6.6	Setup Utility	
6.6.1	BIOS Main Screen	
6.6.2	BIOS Update	
6.6.2.1	Step 1: Preparing USB Stick	
6.6.2.2	Step 2: Preparing Management Engine (ME) FW for update	
6.6.2.3	Step 3a: Updating UEFI BIOS via EFI Shell	
6.6.2.4	Step 3b: Updating UEFI BIOS via Windows Operating System	
6.6.2.5	Step 4: BIOS update check on the TQMxCU1-HPCM Module	
0.0.2.3 7	SAFETY REQUIREMENTS AND PROTECTIVE REGULATIONS	
7.1	EMC	
7.1 7.2	ESD	
7.2 7.3	Shock & Vibration	
7.3 7.4	Operational Safety and Personal Security	
7. 4 7.5	Cyber Security	
7.5 7.6	Reliability and Service Life	
7.7	RoHS	
7.7 7.8	WEEE [®]	
7.0 7.9	REACH®	
7.9 7.10	Statement on California Proposition 65	
7.11 7.12	EuP Battery	
7.12 7.13	•	
	Packaging	
7.14 7.15	Export Control and Sanctions Compliance	
7.15 7.16	Warranty	
7.16	Other Entries	
8.	APPENDIX	
8.1	Acronyms and Definitions	
8.2	References	46



TABLE DIRECTORY

Table 1:	Terms and Conventions	2
Table 2:	TQMxCU1-HPCM Module configurations and features (preferred standard versions)	ε
Table 3:	TQMxCU1-HPCM Power Consumption Turbo Mode ON	10
Table 4:	TQMxCU1-HPCM Power Consumption Turbo Mode OFF	10
Table 5:	RTC Current Consumption	11
Table 6:	Intel® Core™ Ultra Processor H-Series 28 W (Intel Spec)	12
Table 7:	Intel® Core™ Ultra Processor U-Series 15 W (Intel Spec)	13
Table 8:	BIOS Flash Boot Select Signals	15
Table 9:	COM-HPC® Mini PCI Express Group 0 low port 07 – 00 Configuration	
Table 10:	COM-HPC® Mini PCI Express Group 0 high port 15 – 08 Configuration	16
Table 11:	COM-HPC® Mini Super Speed Lane 7 – 0 Configuration	17
Table 12:	Maximum Resolution Display Configuration LED Boot Messages Signal Assignment Abbreviations	17
Table 13:	LED Boot Messages	20
Table 14:	Signal Assignment Abbreviations	21
Table 15:	COM-HPC® Mini Connector Pin Assignment Labels on TQMxCU1-HPCM	22
Table 16:	Labels on TQMxCU1-HPCM	31
Table 17:	I ² C Address Mapping COM-HPC® Mini I2C0 Port	33
Table 18:	I ² C Address Mapping COM-HPC® Mini I2C0 Port Acronyms	44
Table 19:	Further Applicable Documents and Links	46

FIGURE DIRECTORY

Figure 1:	TQMxCU1-HPCM Block Diagram	8
Figure 2:	COM-HPC® Mini Vertical Cross Sections – Carrier PCB Top to HSP Top	
Figure 3:	TQM Debug Card	19
Figure 4:	TQM Debug Card Debug Module LED TQMxCU1-HPCM Three View	20
Figure 5:	TQMxCU1-HPCM Three View	30
Figure 6:	TQMxCU1-HPCM Bottom View	30
Figure 7:	TQMxCU1-HPCM Component Placement Top	
Figure 8:	TQMxCU1-HPCM Component Placement Bottom	31
Figure 9:	TQMxCU1-HPCM-HSP Heat Spreader	32
Figure 10:	InsydeH2O BIOS Front Page	
Figure 11:	PCH-FW Configuration Menu	38
Figure 12:	Firmware Update Configuration Menu	38
Figure 13:	ME FW Image Re-Flash Option	38
Figure 14:	EFI Shell	39
Figure 15:	EFI Shell UEFI BIOS Update	39
Figure 16:	Screen during BIOS Update	
Figure 17:	TQMxCU1-HPCM Debug LED	40
Figure 19.	FELRIOS Main Monu	40

REVISION HISTORY

Rev.	Date	Name	Pos.	Modification	
0100	15.10.2024	KG		First release	
0101	21.11.2024	НМ	All	General update	
0102	12.12.2024	KG	Table 3, Table 4 3.5.9 Table 18	Power consumption updated Updated Removed	



1. ABOUT THIS MANUAL

1.1 Copyright and License Expenses

Copyright protected © 2024 by TQ-Systems GmbH.

This User's Manual may not be copied, reproduced, translated, changed or distributed, completely or partially in electronic, machine readable, or in any other form without the written consent of TQ-Systems GmbH.

The drivers and utilities for the components used as well as the BIOS are subject to copyrights of the respective manufacturers. The licence conditions of the respective manufacturer are to be adhered to.

BIOS-licence expenses are paid by TQ-Systems GmbH and are included in the price.

Licence expenses for the operating system and applications are not taken into consideration and have to be calculated/declared separately.

1.2 Registered Trademarks

TQ-Systems GmbH aims to adhere to copyrights of all graphics and texts used in all publications, and strives to use original or license-free graphics and texts.

All brand names and trademarks mentioned in this User's Manual, including those protected by a third party, unless specified otherwise in writing, are subjected to the specifications of the current copyright laws and the proprietary laws of the present registered proprietor without any limitation. One should conclude that brand and trademarks are rightly protected by a third party.

1.3 Disclaimer

TQ-Systems GmbH does not guarantee that the information in this User's Manual is up-to-date, correct, complete or of good quality. Nor does TQ-Systems GmbH assume guarantee for further usage of the information. Liability claims against TQ-Systems GmbH, referring to material or non-material related damages caused, due to usage or non-usage of the information given in this User's Manual, or due to usage of erroneous or incomplete information, are exempted, as long as there is no proven intentional or negligent fault of TQ-Systems GmbH.

TQ-Systems GmbH explicitly reserves the rights to change or add to the contents of this User's Manual or parts of it without special notification.

1.4 Intended Use

TQ DEVICES, PRODUCTS AND ASSOCIATED SOFTWARE ARE NOT DESIGNED, MANUFACTURED OR INTENDED FOR USE OR RESALE FOR THE OPERATION IN NUCLEAR FACILITIES, AIRCRAFT OR OTHER TRANSPORTATION NAVIGATION OR COMMUNICATION SYSTEMS, AIR TRAFFIC CONTROL SYSTEMS, LIFE SUPPORT MACHINES, WEAPONS SYSTEMS, OR ANY OTHER EQUIPMENT OR APPLICATION REQUIRING FAIL-SAFE PERFORMANCE OR IN WHICH THE FAILURE OF TQ PRODUCTS COULD LEAD TO DEATH, PERSONAL INJURY, OR SEVERE PHYSICAL OR ENVIRONMENTAL DAMAGE. (COLLECTIVELY, "HIGH RISK APPLICATIONS")

You understand and agree that your use of TQ products or devices as a component in your applications are solely at your own risk. To minimize the risks associated with your products, devices and applications, you should take appropriate operational and design related protective measures.

You are solely responsible for complying with all legal, regulatory, safety and security requirements relating to your products. You are responsible for ensuring that your systems (and any TQ hardware or software components incorporated into your systems or products) comply with all applicable requirements. Unless otherwise explicitly stated in our product related documentation, TQ devices are not designed with fault tolerance capabilities or features and therefore cannot be considered as being designed, manufactured or otherwise set up to be compliant for any implementation or resale as a device in high risk applications. All application and safety information in this document (including application descriptions, suggested safety precautions, recommended TQ products or any other materials) is for reference only. Only trained personnel in a suitable work area are permitted to handle and operate TQ products and devices. Please follow the general IT security guidelines applicable to the country or location in which you intend to use the equipment.



1.5 Imprint

TQ-Systems GmbH Gut Delling, Mühlstraße 2

D-82229 Seefeld

Tel: +49 8153 9308-0
Fax: +49 8153 9308-4223
E-Mail: Info@TQ-Group
Web: www.tq-group.com

1.6 Service and Support

Please visit our website TO-Group for latest product documentation, drivers, utilities and technical support.

For direct technical support, you can contact our FAE team by email: <u>TQ-Support</u>.

Our FAE team can also support you with additional information like 3D-STEP files and confidential information, which is not provided on our public website.

For service or RMA, please contact our <u>Service</u> or your sales representative.

1.7 Tips on Safety

Improper or incorrect handling of the product can substantially reduce its life span.

1.8 Symbols and Typographic Conventions

Table 1: Terms and Conventions

Symbol	Meaning
	This symbol represents the handling of electrostatic-sensitive modules and / or components. These components are often damaged / destroyed by the transmission of a voltage higher than about 50 V. A human body usually only experiences electrostatic discharges above approximately 3,000 V.
4	This symbol indicates the possible use of voltages higher than 24 V. Please note the relevant statutory regulations in this regard. Non-compliance with these regulations can lead to serious damage to your health and cause damage / destruction of the component.
<u>^</u>	This symbol indicates a possible source of danger. Acting against the procedure described can lead to possible damage to your health and / or cause damage / destruction of the material used.
Â	This symbol represents important details or aspects for working with TQ-products.
Command	A font with fixed-width is used to denote commands, contents, file names, or menu items.



1.9 Handling and ESD Tips

General handling of your TQ-products



The TQ product may only be used and serviced by certified personnel who have read the information and safety instructions in this document and all related rules and regulations.

Generally, do not touch the TQ product while it is operating. This is especially important when turning on, changing jumper settings, or connecting other devices without first ensuring that the system's power supply has been turned off.

Violating this guideline can result in damage to or destruction of the TQMxCU1-HPCM and endanger your health.

Improper handling of your TQ product will void the warranty.

Proper ESD handling



The electronic components of your TQ-product are sensitive to electrostatic discharge (ESD). Always wear antistatic clothing, use ESD-safe tools, packing materials etc., and operate your TQ-product in an ESD-safe environment. Especially when you switch modules on, change jumper settings, or connect other devices.

1.10 Naming of Signals

A hash mark (#) at the end of the signal name indicates a low-active signal.

Example: RESET#

If a signal can switch between two functions and if this is noted in the name of the signal, the low-active function is marked with a hash mark and shown at the end.

Example: C / D#

If a signal has multiple functions, the individual functions are separated by slashes when they are important for the wiring. The identification of the individual functions follows the above conventions.

Example: WE2# / OE#

1.11 Further Applicable Documents / Presumed Knowledge

• Specifications and manual of the modules used:

These documents describe the service, functionality and special characteristics of the module used.

• Specifications of the components used:

The manufacturer's specifications of the components used are to be taken note of.

They contain, if applicable, additional information that has to be taken note of for safe and reliable operation.

These documents are stored at TQ-Systems GmbH.

Chip errata:

It is the user's responsibility to make sure all errata published by the manufacturer of each component are taken note of. The manufacturer's advice should be adhered to.

Software behaviour:

No warranty can be given, nor responsibility taken for any unexpected software behaviour due to deficient components.

• General expertise:

Expertise in electrical engineering / computer engineering is required for the installation and the use of the device.

Implementation information for the carrier board design is provided in the COM-HPC® Carrier Design Guide (3), maintained by the PICMG®. This Carrier Design Guide includes a very good guideline to design a COM-HPC® Mini carrier board.

It includes detailed information with schematics and detailed layout guidelines.

Please refer to the official PICMG® documentation for additional information (2), (4).

COM-HPC® Mini I/O voltages.

The COM-HPC® Mini redefines a number of I/O voltage rails from 3.3 V to 1.8 V, reflecting current chipset and SOC trends. Low-speed, single-ended signals, that are directly attached to the chipset and SOC are redefined on the COM-HPC® Mini to operate at 1.8 V.



2. INTRODUCTION

Based on the internationally established PICMG® standard COM-HPC® Mini (COM-HPC® Module Base Specification Rev. 1.2), the TQMxCU1-HPCM enables the development of powerful and economical x86-based systems. The user has access to all essential CPU interfaces via the COM-HPC® Mini-compliant pin-out connector. This means that all functions of the Intel® Core™ Ultra processor (H-series and U-series) can be used. Direct access to all interfaces gives the user the freedom to use the CPU's functions in the way that best suits their application.

The compact and robust design, as well as the option of conformal coating, extend the range of applications to include harsh industrial, transportation and aviation environments. Due to the very low power consumption and the optional extended temperature range, it is also possible to realize outdoor applications in an easy and reliable way.

2.1 Overview

The following key functions are implemented on the TQMxCU1-HPCM:

Processor:

Intel[®] Core[™] Ultra processor (H-series 28 W) with up to 16 processor cores

- Intel[®] Core[™] Ultra 7 Processor 165H (6P+8E+2LP, up to 5.0 GHz / 128 EU / 24 MB / 28 W)
- Intel® Core™ Ultra 7 Processor 155H (6P+8E+2LP, up to 4.8 GHz / 128 EU / 24 MB / 28 W)
- Intel[®] Core[™] Ultra 5 Processor 135H (4P+8E+2LP, up to 4.6 GHz / 128 EU / 18 MB / 28 W)
- Intel 8 Core $^{\text{m}}$ Ultra 5 Processor 125H (4P+8E+2LP, up to 4.5 GHz / 112 EU / 18 MB / 28 W)

Intel® Core™ Ultra processor (U-series 15 W) with up to 12 processor cores

- Intel® Core™ Ultra 7 Processor 165U (2P+8E+2LP, up to 4.9 GHz / 64 EU / 12 MB / 15 W)
- Intel[®] Core[™] Ultra 7 Processor 155U (2P+8E+2LP, up to 4.8 GHz / 64 EU / 12 MB / 15 W)
- Intel[®] Core[™] Ultra 5 Processor 135U (2P+8E+2LP, up to 4.4 GHz / 64 EU / 12 MB / 15 W)
- Intel[®] Core[™] Ultra 5 Processor 125U (2P+8E+2LP, up to 4.3 GHz / 64 EU / 12 MB / 15 W)

Memory:

- Up to 64 Gbyte LPDDR5x max. 7467 MT/s SDRAM dual channel, soldered down, with IBECC option
- EEPROM: 32 Kbit (24AA32) (optional)

Graphics:

- 2 × Digital Display Interface / DP++ with up to 8K; with support for Multi-Stream Transport (MST)
- 1 × Embedded Digital Display Interface (eDP)

Peripheral interfaces:

- 2 × NBASE-T Ethernet with 2.5 Gigabit (Intel[®] i226)
- $4 \times USB$ 3.2 Gen 2 (up to 10 Gb/s) with USB 3.0 compatibility
- 1 × USB4 Support, pins shared with Digital Display Interface
- 8 × USB 2.0
- $4 \times PCI$ Express group low Gen4, up to 16 Gb/s, $4 \times (\times 1)$, $2 \times (\times 2)$, or $1 \times (4)$
- $4 \times PCI$ Express group low Gen4, up to 16 Gb/s, $4 \times (\times 1)$, $2 \times (\times 2)$, or $1 \times (\times 4)$
- $4 \times$ PCI Express group high Gen4, up to 16 Gb/s, 1 (×1), 1 (×2), or 1 (×4)
- $4 \times PCI$ Express group high Gen4, up to 16 Gb/s, 1 (×1), 1 (×2), or 1 (×4)
- 1 × Intel® HD audio (HDA)
- 3 × I²C
- 1 × SMBus
- 1 × eSPI bus for external I/O devices
- 1 × SPI for external UEFI BIOS flash
- 1 × SPI general-purpose interface
- 2 × Serial port, 4-wire (Rx/Tx/RTS/CTS)
- 12 × GPIO through TQ-flexiCFG



Security components:

• Internal firmware TPM (fTPM) controller or discrete TPM with SLB9672 TPM 2.0 controller

Others:

- TQMx86 board controller with watchdog and TQ-flexiCFG
- Temperature monitor and fan control

Power supply voltage:

- Wide input: 8.0 V to 20 V
- 3 V Battery for RTC

Environment:

Operating standard temperature: 0 °C to +60 °C
 Storage temperature: -40 °C to +85 °C

Relative humidity (operation):
 Relative humidity (storage):
 10 % to 90 % (non-condensing)
 5 % to 95 % (non-condensing)

Form factor / dimensions:

• COM-HPC® Mini, 95 mm × 70 mm

2.2 Compliance

The TQMxCU1-HPCM complies with PICMG[®] standard COM-HPC[®] Mini (COM-HPC[®] Module Base Specification Rev. 1.2).



2.3 Versions

The TQMxCU1-HPCM is available in several standard configurations.

Table 2: TQMxCU1-HPCM Module configurations and features (preferred standard versions)

Feature	TQMxCU1-HPCM-AB	TQMxCU1-HPCM-AD	TQMxCU1-HPCM-AF	TQMxCU1-HPCM-AH
Intel® CPU	Intel® Core™ Ultra 7	Intel® Core™ Ultra 5	Intel® Core™ Ultra 7	Intel® Core™ Ultra 5
_	155H	125H	155U	125U
vPro	No	No	No	No
CPU TDP	28 W	28 W	15 W	15 W
Heat spreader	TQMxCU1-HPCM-HSP-AA	TQMxCU1-HPCM-HSP-AA	TQMxCU1-HPCM-HSP-AA	TQMxCU1-HPCM-HSP-AA
Heatsink incl. fan	TQMxCU1-HPCM-KK-AA	TQMxCU1-HPCM-KK-AA	TQMxCU1-HPCM-KK-AA	TQMxCU1-HPCM-KK-AA
LPDDR5x	16 / 32 / 64 Gbyte			
CPU Use Condition	Embedded	Embedded	Embedded	Embedded
Independent displays	3	3	3	3
eDP	1	1	1	1
DP or HDMI *1)	2	2	2	2
USB4 *1)	0	0	0	0
USB 3.2 host	4	4	4	4
USB 2.0 host	8	8	8	8
PCI Express lanes	16	16	15 *2)	15 *2)
NBASE-T	2	2	2	2
eSPI	1	1	1	1
SPI (BIOS Flash)	1	1	1	1
GSPI	1	1	1	1
TPM 2.0 (chip)	SLB9672	SLB9672	SLB9672	SLB9672
I ² C	3	3	3	3
SMbus	1	1	1	1
HDA	1	1	1	1
UART	2	2	2	2
GPIO	12	12	12	12
I/O voltage	1.8 V	1.8 V	1.8 V	1.8 V

^{*1)} On the Super Speed lane configuration either USB4 #0 or DDI #1 can be used.

Please visit <u>TO-Group</u> (tab "Ordering Information") for a full list of standard versions.

Other configurations are available on request. Hardware and software configuration on request:

- Customized BIOS
- Customized High-Speed-Lane configuration (PCIe, USB4/DDI...)
- Extended specification for use conditions (standard: "embedded" vs. "industrial 24/7")

^{*2)} The Intel[®] Core[™] Ultra processor U-series only support 15 × PCI Express lanes. Lane 03 is not supported.



2.4 Accessories

• TQMxCU1-HPCM-HSP-AA

Aluminium heat spreader for TQMxCU1-HPCM, according to COM-HPC® Mini specification.

• TQMxCU1-HPCM-HSP-AB

Aluminium heat spreader with copper inlay for TQMxCU1-HPCM, according to COM-HPC® Mini specification.

• Evaluation platform (Carrier board) MB-COMHPCM-1

Mainboard for COM-HPC® Mini, with the following interfaces:

- $1 \times DP$ up to 4k
- 1 × eDP or LVDS
- $1 \times USB4 USB-C \text{ or } 1 \times DP$
- $4 \times USB 3.2 USB-A (2 \times 5 Gbit/s and 2 \times 10 Gbit/s)$
- $1 \times USB 2.0$ internal
- 2×2.5 Gigabit Ethernet
- 3 × M.2 Socket Key E PCI Express ×1 (e.g. for Wi-Fi/BT)
- 2 × M.2 Socket Key M PCI Express ×4 (SSD)
- 1 × PCI Express ×16 connector with ×4 PCI Express configuration
- 2 × Serial Port RS232
- 1 × High Definition Audio (Line In, MIC In, HP Out)
- 1 × CAN interface
- Fan header

Note: Supported features depend on module configuration. Configuration/feature set will differ between variants (e.g. USB4 vs. second DP)

• Debug module

POST debug card for TQMxCU1-HPCM, see 3.6.3. The debug card is not a standard accessory.



3. FUNCTION

3.1 Block Diagram

The following figure shows the TQMxCU1-HPCM block diagram.




Figure 1: TQMxCU1-HPCM Block Diagram



3.2 Electrical Characteristics

3.2.1 Supply Voltage

The TQMxCU1-HPCM supports a wide-range voltage input from 8.0 V to 20 V. The following supply voltages are specified at the COM-HPC® Mini connector:

Wide input: 8.0 V to 20 V VCC_RTC: 2.0 V to 3.3 V

The input voltages shall rise from 10 % to 90 % of nominal within 0.1 msec to 20 msec (0.1 msec \leq Rise Time \leq 20 msec). The increase of each DC output voltage has to be smooth and continuous from 10 % to 90 % of its final set point within the regulation range.

3.2.2 Power Consumption

The power consumption values below show the TQMxCU1-HPCM voltage and power specifications.

The values were measured with two power supplies, one for the TQMxCU1-HPCM and the other one for the MB-COMHPCM-1 carrier board.

The power consumption of each TQMxCU1-HPCM version was measured running Windows® 10, 64-bit and an LPDDR5x configuration (32 Gbyte). All measurements were done at +25 °C and an input voltage of +12 V.

The power consumption of the TQMxCU1-HPCM depends on the application, the mode of operation and the operating system. The power consumption was measured under the following test conditions:

Suspend mode:

The system is in S5/S4 state, Ethernet ports are disconnected.

• Windows® 10, 64-bit, idle state:

Desktop idle state, Ethernet ports are disconnected.

• Windows® 10, 64-bit, maximum workload (cTDP down mode enabled):

These values show the maximum cTDP down power consumption using the Intel[®] stress test tool to stress the processor and graphics engine.

Windows[®] 10, 64-bit, maximum workload (cTDP nominal configuration):

These values show the maximum worst-case power consumption using the Intel® stress test tool to stress the processor and graphics engine.

• Windows® 10, 64-bit, maximum workload (cTDP up mode enabled):

These values show the maximum cTDP up power consumption using the Intel® stress test tool to stress the processor and graphics engine.

• Windows® 10, 64-bit, maximum workload (turbo mode first seconds)

These values show the maximum worst-case power consumption using the Intel[®] stress test tool to stress the processor and graphics engine. This value was measured only for a short time (below 28 s) when the processor is in turbo mode. This value should be used for designing the power supply for the TQMxCU1-HPCM module.

The following table shows the TQMxCU1-HPCM power consumption with different CPUs. The power consumption in the S5/S4 state is 700 mW.



Table 3: TQMxCU1-HPCM Power Consumption Turbo Mode ON

	Mode				
CPU	Win10, 64-bit idle	Win10, 64-bit cTDP down 20 W max. load	Win10, 64-bit cTDP nominal 28 W max. load	Win10, 64-bit cTDP up max. load	Win10, 64-bit max load (Turbo mode)
Intel [®] Core™ Ultra H-series 28 W	4.5 W	25 W	34 W	-	87 W

	Mode				
CPU	Win10, 64-bit idle	Win10, 64-bit cTDP down 12 W max. load	Win10, 64-bit cTDP nominal 15 W max. load	Win10, 64-bit cTDP up 28 W max. load	Win 10, 64-bit max load (Turbo mode)
Intel [®] Core™ Ultra U-series 15 W	4.5 W	16 W	19 W	33 W	67 W

Table 4: TQMxCU1-HPCM Power Consumption Turbo Mode OFF

	Mode				
CPU	Win 10, 64-bit idle	Win10, 64-bit cTDP down 20 W max. load	Win10, 64-bit cTDP nominal 28 W max. load	Win10, 64-bit cTDP up max. load	Win10, 64-bit max load (Turbo mode)
Intel [®] Core™ Ultra H-series 28 W	4.5 W	25 W	34 W	_	-

	Mode				
CPU	Win10, 64-bit idle	Win10, 64-bit cTDP down 12 W max. load	Win10, 64-bit cTDP nominal 15 W max. load	Win10, 64-bit cTDP up 28 W max. load	Win10, 64-bit max load (Turbo mode)
Intel [®] Core™ Ultra U-series 15 W	4.5 W	16 W	19 W	33 W	-

Attention: Power requirement

The power supplies on the carrier board for the TQMxCU1-HPCM must be designed with sufficient reserves. The carrier board should be able to provide at least twice the maximum TQMxCU1-HPCM workload power. The TQMxCU1-HPCM supports multiple low-power states. The power supply of the carrier board must be stable, even with no load.

Carrier power supply recommendation:

 $Intel^{\circledR}\,Core^{\intercal}\,Ultra\,processor\,H\text{-}series\,28\,W\,max.\,load\,Turbo\,ON$


Power Consumption = 87 W

Carrier power design = 120 W

Intel® Core™ Ultra processor H-series 28 W max. load Turbo OFF

Power Consumption = 34 W

Carrier power design = 70 W



Power Consumption = 67 W

Carrier power design = 100 W

Intel® Core™ Ultra processor U-series 15 W max. load Turbo OFF

Power Consumption = 33 W Carrier power design = 70 W





3.2.3 Real Time Clock Power Consumption

The RTC (VCC_RTC) current consumption is shown below.

The values were measured at +25 °C and battery operating conditions.

Table 5: RTC Current Consumption

Mode	Voltage	Current
Intel® Core™ Ultra processor integrated RTC	1.5 V	3 μΑ

The current consumption of the RTC in the Intel[®] Core[™] Ultra processor Product Family Datasheet is specified with 6 μ A in average, but the measured values on several TQMxCU1-HPCM are lower.

3.3 Environmental Conditions

Operating standard temperature: 0 °C to +60 °C
 Storage temperature: -40 °C to +85 °C

Relative humidity (operating):
 Relative humidity (storage):
 10 % to 90 % (non-condensing)
 5 % to 95 % (non-condensing)

Attention: Maximum operating temperature



Do not operate the TQMxCU1-HPCM without properly attached heat spreader and heat sink. The heat spreader is not a sufficient heat sink.



3.4 System Components

3.4.1 Processor

The TQMxCU1-HPCM supports the Intel[®] Core[™] Ultra processor series (Meteor Lake).

The following list illustrates some key features of the Intel[®] Core[™] Ultra processor series:

- Intel® hybrid processor design combines Performance-cores with Efficient-cores, together up to 16 cores
- LPDDR5x speed up to 7467 MT/s
- Intel® 64 Architecture
- Intel[®] Hyper-Threading Technology (Intel[®] HT Technology)
- Intel® Advanced Vector Extensions 2 (Intel® AVX2)
- Intel® AVX2 Vector Neural Network Instructions (Intel® AVX2 VNNI)
- Intel® Turbo Boost Max Technology 3.0
- Intel[®] Configurable Thermal Design Power (Intel[®] cTDP up and down)
- Intel[®] Enhanced Intel[®] SpeedStep[®] technology
- Intel® Arc Graphics architecture with up to 8Xe / 128 Execution Units (EUs)
- Intel® Neural Processing Unit (NPU) for optimized AI acceleration

Table 6: Intel[®] Core[™] Ultra Processor H-Series 28 W (Intel Spec)

Mode	Intel [®] Core™ Ultra 7 165H	Intel [®] Core™ Ultra 7 155H	Intel [®] Core™ Ultra 5 135H	Intel [®] Core [™] Ultra 5 125H
Processor Cores	6P + 8E + 2LP	6P + 8E + 2LP	4P + 8E + 2LP	4P + 8E + 2LP
No of Threads	22	22	18	18
Cache	24 Mbyte	24 Mbyte	18 Mbyte	18 Mbyte
P-Core Base clock	1.4 GHz	1.4 GHz	1.7 GHz	1.2 GHz
E-Core Base clock	0.9 GHz	0.9 GHz	1.2 GHz	0.7 GHz
LP-Core Base clock	0.7 GHz	0.7 GHz	0.7 GHz	0.7 GHz
P-Core Max. Turbo clock	5.0 GHz	4.8 GHz	4.6 GHz	4.5 GHz
E-Core Max. Turbo clock	3.8 GHz	3.8 GHz	3.6 GHz	3.6 GHz
LP-Core Max. Turbo clock	2.5 GHz	2.5 GHz	2.5 GHz	2.5 GHz
Tjunction	0 °C to +110 °C			
Memory speed LPDDR5x	7467 MT/s	7467 MT/s	7467 MT/s	7467 MT/s
Max. memory LPDDR5x	64 Gbyte	64 Gbyte	64 Gbyte	64 Gbyte
Graphics	Intel [®] Arc [®] 8Xe	Intel [®] Arc [®] 8Xe	Intel [®] Arc [®] 7Xe	Intel [®] Arc [®] 7Xe
Graphics Execution Units	128	128	112	112
Graphics Turbo clock	2.3 GHz	2.25 GHz	2.2 GHz	2.2 GHz
Configurable Thermal Design Power (cTDP nominal)	28 W	28 W	28 W	28 W
Configurable Thermal Design Power (cTDP down)	20 W	20 W	20 W	20 W
Processor Power Limit 2 (PL2)	64 W	64 W	64 W	64 W
Intel® Hyper-Threading Technology	Yes	Yes	Yes	Yes
vPro	Yes	No	Yes	No
NPU	Yes	Yes	Yes	Yes
Intel [®] Thunderbolt™ 4	Yes	Yes	Yes	Yes
Al Software Frameworks	OpenVINO™, WindowsML, ONNX RT	OpenVINO™, WindowsML, ONNX RT	OpenVINO™, WindowsML, ONNX RT	OpenVINO™, WindowsML, ONNX RT
CPU Use Condition	Embedded	Embedded	Embedded	Embedded

Note: Intel[®] Core[™] Ultra Processor H-Series cTDP up mode



The TQMxCU1-HPCM module does not support the Configurable Thermal Design Power (cTDP) up mode. The maximum module power is limited to 28 W processor power consumption.



Table 7: Intel[®] Core[™] Ultra Processor U-Series 15 W (Intel Spec)

Mode	Intel® Core™ Ultra 7 165U	Intel® Core™ Ultra 7 155U	Intel [®] Core™ Ultra 5 135U	Intel [®] Core™ Ultra 5 125U
Processor Cores	2P + 8E + 2LP	2P + 8E + 2LP	2P + 8E + 2LP	2P + 8E + 2LP
No of Threads	14	14	14	14
Cache	12 Mbyte	12 Mbyte	12 Mbyte	12 Mbyte
P-Core Base clock (cTDP nominal)	1.7 GHz	1.7 GHz	1.6 GHz	1.3 GHz
P-Core Base clock (cTDP up)	2.7 GHz	2.7 GHz	2.7 GHz	2.7 GHz
E-Core Base clock	1.2 GHz	1.2 GHz	1.1 GHz	0.8 GHz
LP-Core Base clock	0.7 GHz	0.7 GHz	0.7 GHz	0.7 GHz
P-Core Max. Turbo clock	4.9 GHz	4.8 GHz	4.4 GHz	4.3 GHz
E-Core Max. Turbo clock	3.8 GHz	3.8 GHz	3.6 GHz	3.6 GHz
LP-Core Max. Turbo clock	2.1 GHz	2.1 GHz	2.1 GHz	2.1 GHz
Tjunction	0 °C to +110 °C	0 °C to +110 °C	0 °C to +110 °C	0 °C to +110 °C
Memory speed LPDDR5x	7467 MT/s	7467 MT/s	7467 MT/s	7467 MT/s
Max. memory LPDDR5x	64 Gbyte	64 Gbyte	64 Gbyte	64 Gbyte
Graphics	Intel [®] Arc [®] 4Xe	Intel [®] Arc [®] 4Xe	Intel® Arc® 4Xe	Intel [®] Arc [®] 4Xe
Graphics Execution Units	64	64	64	64
Graphics Turbo clock	2.0 GHz	1.95 GHz	1.9 GHz	1.85 GHz
Thermal Design Power (cTDP nominal)	15 W	15 W	15 W	15 W
Configurable Thermal Design Power (cTDP down)	12 W	12 W	12 W	12 W
Configurable Thermal Design Power (cTDP up)	28 W	28 W	28 W	28 W
Processor Power Limit 2 (PL2)	57 W	57 W	57 W	57 W
Intel® Hyper-Threading Technology	Yes	Yes	Yes	Yes
vPro	Yes	No	Yes	No
NPU	Yes	Yes	Yes	Yes
Intel [®] Thunderbolt™ 4	Yes	Yes	Yes	Yes
Al Software Frameworks	OpenVINO™, WindowsML, ONNX RT	OpenVINO™, WindowsML, ONNX RT	OpenVINO™, WindowsML, ONNX RT	OpenVINO™, WindowsML, ONNX RT
CPU Use Condition	Embedded	Embedded	Embedded	Embedded



3.4.1.1 Intel® Turbo Boost Technology

Intel® Turbo Boost Technology accelerates processor and graphics performance for peak loads, automatically allowing processor cores to run faster than the rated operating frequency if they are operating within power, current, and temperature specification limits. It depends on the workload and operating environment and the period of time the processor spends in that state whether the processor enters Intel® Turbo Boost.

To maximize performance, the Intel[®] Turbo Boost Technology allows the processor to operate for short durations at a power level that is higher than its Thermal Design Power (TDP) configuration.

The Intel® Turbo Boost Technology can be configured in the UEFI BIOS; default is "enabled".

3.4.1.2 Intel[®] Configurable Thermal Design Power

With the Intel[®] Configurable Thermal Design Power (cTDP) feature, the processor's power consumption can be customized. The cTDP consists of three modes:

- 1. The cTDP <u>nominal mode</u> specifies the processor rated clock and maximum power consumption.
- 2. The cTDP <u>down mode</u> specifies a lower maximum processor power consumption and lower guaranteed clock versus the nominal mode. This mode is intended for ultra low-power applications, e.g. systems with limited cooling solutions.
- 3. The cTDP <u>up mode</u> specifies a higher maximum processor power consumption and a higher guaranteed clock versus the nominal mode. This mode is intended for high performance applications with optimized cooling solutions.

3.4.2 Graphics

The Intel® Core™ Ultra processor features an integrated Intel® HD graphics accelerator.

It provides excellent 2D / 3D graphics performance with support of up to three simultaneous displays.

The following list illustrates some key features of the Intel[®] Core[™] Ultra processor:

- Intel® ARC® 8Xe Graphics with up to 128 Execution Units
- Hardware accelerated video decoding/encoding for H.264 (AV), H.265 (HVEC), AV-1, MPEG, VP9
- DirectX 12.2
- OpenGL 4.6
- OpenCL 3.0
- Single 8K60Hz panel support

The TQMxCU1-HPCM supports three external Digital Display Interfaces (DDI0, DDI1) with DP++ configuration and one internal eDP display interface at the COM-HPC® Mini connector.

The Intel[®] Core[™] Ultra processor supports up to four display streams simultaneously.

3.4.3 Memory

3.4.3.1 LPDDR5x SDRAM

The TQMxCU1-HPCM supports a dual-channel LPDDR5x memory that operates at up to 7460 MT/s.

System memory sizes of 16, 32 or 64 Gbyte are supported.

The Intel[®] Core[™] Ultra processor supports IBECC (In-Band ECC).

3.4.3.2 SPI Boot Flash Interface

The TQMxCU1-HPCM provides a 256 Mbit SPI boot flash. It includes the Intel® Management Engine (Intel® ME) and the UEFI BIOS. An external SPI boot flash on the carrier can be used instead of the on-board SPI boot flash.

The UEFI BIOS supports the following 1.8 V SPI flash devices on the carrier board:

Macronix MX25U25643G



3.4.3.3 UEFI BIOS Flash Boot Select Signals

The COM-HPC® Base Specification describes various SPI boot source options. With BSEL[2:0], the SPI UEFI BIOS boot source can be selected.

Table 8: BIOS Flash Boot Select Signals

BSEL2	BSEL1	BSEL0	Boot
1	1	1	Boot from module SPI UEFI BIOS flash (default)
1	1	0	Boot from carrier SPI UEFI BIOS flash

3.4.3.4 SPI General-purpose Interface

The TQMxCU1-HPCM supports a general-purpose SPI interface. The SPI Master is on the module. The interface may be used with general-purpose SPI devices such as DACs, A/D converters or CAN controller on the carrier.

Please contact **TO-Support** for further information about software and device support.

3.4.3.5 EEPROM

The TQMxCU1-HPCM supports a COM-HPC® Mini module EEPROM. The 2 Kbit EEPROM AT24AA32 is connected to the general-purpose I2C0 interface (COM-HPC® Mini pin names: I2C0_DAT and I2C0_CLK).

3.4.4 Real Time Clock

The TQMxCU1-HPCM features a standard RTC integrated in the Intel[®] Core[™] Ultra processor.

3.4.5 Trusted Platform Module

The TQMxCU1-HPCM supports the Trusted Platform Module (TPM) 2.0 with the Infineon SLB9672 controller. The Intel® Core™ Ultra processor also support a Firmware Trusted Platform Module (fTPM), which is a Trusted Platform Module 2.0 implementation in firmware. This feature can be configured in the BIOS.

3.4.6 Temperature Monitor and Fan Control

The TQMxCU1-HPCM features an integrated Hardware Monitor to monitor the processor die temperature and manage the fan control of the COM-HPC® Mini interface.

3.4.7 TQ Flexible I/O Configuration (TQ-flexiCFG)

The TQ-Systems COM-HPC® Mini module TQMxCU1-HPCM features a flexible I/O configuration feature, TQ-flexiCFG. Using the TQ-flexiCFG feature, several COM-HPC® Mini I/O interfaces and functions can be configured via a programmable FPGA. This option allows TQ-Systems to integrate special embedded features and configuration options in the TQMxCU1-HPCM to reduce the carrier board design effort. Some examples of flexible I/O configuration are:

- GPIO interrupt configuration
- Interrupt configuration
- Integration of additional I/O functions,
 (e.g. additional Serial, CAN, I²C, PWM controller or special power management configurations)

Note: The configuration/adaption of the FPGA cannot be done by the user. All changes have to be implemented by TQ.

Please contact <u>TQ-Support</u> for further information about the TQ-flexiCFG.



3.5 Interfaces

3.5.1 PCI Express Interface

On the COM-HPC $^{\odot}$ Mini connector, the TQMxCU1-HPCM supports up to 16 \times PCI Express Gen4 lanes with 16 Gb/s speed. The PCI Express lane configuration can be defined with a customized BIOS.

Table 9: COM-HPC® Mini PCI Express Group 0 low port 07 – 00 Configuration

Lane	Link		CPU	TX Coupling Cap location	RX Coupling Cap location	
07	×1	×2		HSIO 1	On carrier	On carrier
06	×1		×4	HSIO 2	On carrier	On carrier
05	×1	(default)	HSIO 3	On carrier	On carrier	
04	×1	×2		HSIO 4	On carrier	On carrier
03	×1 (default)	×2	v2	HSIO 8 (H-series only) *1)	On carrier	On carrier
02	×1 (default)	X2	V4	HSIO 7	On carrier	On carrier
01	×1 (default)	v2	×4	HSIO 6	On carrier	On carrier
00	×1 (default)	×2		HSIO 5	On carrier	On carrier

PCI Express Lane 07 and 06 can alternatively be used for SATA 0/1 Please contact <u>TQ-Support</u> if you want to use SATA ports.

Table 10: COM-HPC® Mini PCI Express Group 0 high port 15 – 08 Configuration

Lane	Link		CPU	TX Coupling Cap location	RX Coupling Cap location	
15				HSIO 20	On module	On carrier
14			×4	HSIO 19	On module	On carrier
13		\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	(default)	HSIO 18	On module	On carrier
12	×1	×2		HSIO 17	On module	On carrier
11				HSIO 16	On module	On carrier
10			×4	HSIO 15	On module	On carrier
09		\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	(default)	HSIO 14	On module	On carrier
08	×1	×2		HSIO 13	On module	On carrier

^{*1)} The Intel® Core™ Ultra processor U-series supports only 15 PCI Express lanes. Lane 03 is not supported.



3.5.2 USB4 / TBT / DDI / USB 3.2 / USB 2.0 Interface

On the COM-HPC® Mini connector, the TQMxCU1-HPCM supports a very flexible configuration of the $8 \times \text{Super Speed lanes}$. Please check the definition of each variant exactly, which configuration (Config1 = $2 \times \text{DP}$ or Config2 = $1 \times \text{DP}$ / USB4) is supported by default. The configuration can be changed with dedicated BIOS version.

Table 11: COM-HPC® Mini Super Speed Lane 7 – 0 Configuration

Lane	Config 1	Config 2	USB 2.0 support	
0	DDI #0	DDI #0	-	
1	1 DDI #0	#0		
2	DDI #1	USB4 #0	USB2 #0	
3	DDI#1	0364 #0	U3B2 #U	
4	USB3 #3	USB3 #3	USB2 #1	
5	USB3 #2	USB3 #2	USB2 #4	
6	USB3 #1	USB3 #1	USB2 #3	
7	USB3 #0	USB3 #0	USB2 #5	

USB2 lanes 2, 6, and 7 can be used as general-purpose ports; they are not required for USB4 or USB 3.2 support.

The TQMxCU1-HPCM supports eight USB 2.0 and four USB 3.2 Gen 2 ports with data rates of up to 10 Gb/s at the COM-HPC[®] Mini connector. All USB 3.2 Gen 2 ports are configurable to USB 3.2 Gen 1 (5 Gb/s).

Care must be taken in the COM-HPC® Mini carrier design. The carrier must support the USB 3.2 Gen 2 (10 Gb/s) high-speed standard if you want to use full bandwidth.

Note: USB 3.1 Gen 2 (10 Gb/s) carrier design



If the COM-HPC[®] Mini carrier is not designed for USB 3.2 Gen 2 (10 Gb/s) operation, the USB 3.2 ports should be configured to operate in Gen 1 mode.

3.5.3 Digital Display Interface

The TQMxCU1-HPCM supports up to three Digital Display Interfaces (DDI0, DDI1, and eDP) at the COM-HPC[®] Mini connector. The external Digital Display Interface supports Display Port (DP), High Definition Multimedia Interface (HDMI), and Digital Visual Interface (DVI). Any display combination is possible.

Table 12: Maximum Resolution Display Configuration

Display	Maximum Display Resolution
eDP 1.4b	3840 × 2400 @ 120 Hz
DP 1.4a	7680 × 4320 @ 60 Hz
HDMI 2.1	4096 × 2304 @ 60 Hz (HDMI 2.1 TMDS) 7680 × 4320 @ 60 Hz (HDMI2.1 FRL)

For Super Speed configuration, either USB4 #0 or DDI #1 is possible, depending on the BIOS version.



3.5.4 NBASE-T Ethernet

The TQMxCU1-HPCM features two Intel® i226 Ethernet controller with 10/100/1000/2500 Mbps speed.

The Intel® i226 Ethernet controller provides the following features:

- Automatic speed configuration 10 BASE-T / 100 BASE-TX / 1000 BASE-T / 2500 BASE-T
- Automatic MDI/MDIX crossover at all speeds
- Jumbo frames (up to 9 kB)
- 802.1as/1588 conformance
- Reduced power consumption during normal operation
- Energy Efficient Ethernet (EEE)
- Ethernet TSN support

3.5.5 General-Purpose Input/Output

The TQMxCU1-HPCM provides 12 GPIO signals at the COM-HPC® Mini connector.

3.5.6 High Definition Audio Interface

The TQMxCU1-HPCM provides a High Definition Audio (HDA) interface, which supports an audio codec at the COM-HPC[®] Mini connector. The Audio Codec hat to be placed on the carrier board.

Please contact **TO-Support** to check if your codec is supported by default (BIOS verb table...).

3.5.7 eSPI Bus

The TQMxCU1-HPCM supports the Enhanced Serial Peripheral (eSPI) interface on the COM-HPC® Mini connector pins for general-purpose carrier board devices such as Super I/O and FPGAs.

Please contact TO-Support for further information about the Serial Peripheral eSPI BIOS and carrier integration.

3.5.8 I²C Bus

The TQMxCU1-HPCM supports three general-purpose I^2C port controller integrated in the TQ-flexiCFG block and via the Intel[®] Core[™] Ultra processor. The I^2C host controller supports up to 400 kHz and can be configured independently.

I2C0: integrated in the TQ-flexiCFG block

I2C1: via the Intel® Core™ Ultra processor I2C1

I2C2: via the Intel[®] Core[™] Ultra processor I2C2

3.5.9 SMBus

The TQMxCU1-HPCM provides a System Management Bus (SMBus) via the Intel® Core™ Ultra processor.

3.5.10 Serial Ports

The TQMxCU1-HPCM offers a dual Universal Asynchronous Receiver and Transmitter (UART) controller. The register set is based on the industry standard 16550 UART. The UART operates with standard serial port drivers without requiring a custom driver to be installed. The 16 byte transmit and receive FIFOs reduce CPU overhead and minimize the risk of buffer overflow and data loss.

3.5.11 Watchdog Timer

The TQMxCU1-HPCM supports an independently programmable two-stage Watchdog timer integrated in the TQ-flexiCFG block. There are four operation modes available for the Watchdog timer:

- Dual-stage mode
- Interrupt mode
- Reset mode
- Timer mode

The Watchdog timer timeout ranges from 125 msec to 1 hour.

Note: Once the watchdog is enabled, the application cannot disable it. Only a system reset can disable the watchdog. The COM-HPC® Mini Specification provides a hardware strobe option (WD_STROBE# signal) and a Watchdog output indication that a watchdog time-out event has occurred (WD_OUT signal).



3.6 Connectors

3.6.1 COM-HPC® Mini Connector

COM-HPC® Mini modules use one high performance 400-pin connector, introduced by Samtec but is now available from several vendors. This connector (J1) is broken down into four rows: A, B, C, and D.

Two connector versions with 5 mm and 10 mm stack height are available. The connector on the carrier board determines the stack height.




Figure 2: COM-HPC® Mini Vertical Cross Sections – Carrier PCB Top to HSP Top

3.6.2 Debug Header

The TQMxCU1-HPCM features a 14-pin flat cable connector to connect an external debug module (TQ specific) providing UEFI BIOS POST code information, debug LEDs and a JTAG interface for on-board FPGA. The TQM debug card can be connected at this header.

3.6.3 TQM Debug Card

The TQM debug card is available only upon special request (not a standard accessory). It visualizes several processor and chipset control signals. When the TQMxCU1-HPCM is powered up, the UEFI BIOS POST codes are shown. If the TQMxCU1-HPCM does not boot, the UEFI BIOS POST has detected a fatal error and stopped. The number displayed on the TQM debug card is the number of the test step, where the UEFI BIOS boot failed.



Figure 3: TQM Debug Card

Please contact <u>TQ-Support</u> for more details and ordering information about the TQM debug card.



3.6.4 Debug Module LED

The TQMxCU1-HPCM features a dual colour LED, providing boot and BIOS information. The following table illustrates some LED boot messages:

Table 13: LED Boot Messages

Red LED	Green LED	Remark
ON	OFF	Power supply error
ON	ON	S4/S5 state
BLINKING	BLINKING	S3 state
OFF	BLINKING	UEFI BIOS is booting
OFF	ON	UEFI BIOS boot is completed



Figure 4: Debug Module LED



3.7 COM-HPC® Mini Connector Pinout

This section describes the TQMxCU1-HPCM COM-HPC® Mini connector pin-assignment, which is compliant with COM-HPC® Mini (COM-HPC® Module Base Specification Rev. 1.2).

The COM-HPC® Mini pinout is different and incompatible to the COM-HPC® Client and COM-HPC® Server pinouts.

COM-HPC® Mini I/O voltages:

The COM-HPC® Mini redefines a number of I/O voltage rails from 3.3 V to 1.8 V, reflecting current chipset and SOC trends. Low-speed, single-ended signals, that are directly attached to the chipset and SOC are redefined on the COM-HPC® Mini to operate at 1.8 V.

3.7.1 Signal Assignment Abbreviations

The following table lists the abbreviations used within this chapter:

Table 14: Signal Assignment Abbreviations

Abbreviation	Description
GND	Ground
Power	Power
I	Input
IPU	Input with pull-up resistor
IPD	Input with pull-down resistor
0	Output
O PU	Output with pull-up resistor
OPD	Output with pull-down resistor
OD	Output Open drain
OD PU	Output Open drain with pull-up resistor
1/0	Bi-directional

Note: Unused signals on the carrier board



Unused inputs at the COM-HPC $^{\otimes}$ Mini connector can be left open on the carrier board, as these signals are terminated on the TQMxCU1-HPCM.



3.7.2 COM-HPC® Mini Connector Pin Assignment

Table 15: COM-HPC® Mini Connector Pin Assignment

Pin	Pin-Signal	Description	Туре	Remark
A1	VCC_1	VCC Primary power input	Power	
A2	VCC_2	VCC Primary power input	Power	
A3	VCC_3	VCC Primary power input	Power	
A4	VCC_4	VCC Primary power input	Power	
A5	RAPID_SHUTDOWN	Rapid shutdown signal to module	I	NC 5.0 V
A6	FUSA_SPI_ALERT	Active high alert output from the COM-HPC Module	O PU	NC
A7	FUSA_STATUS0	Two bit FuSa status / error indication outputs	O PU	NC
A8	FUSA_STATUS1	Two bit FuSa status / error indication outputs	O PD	NC
A9	PCle_PERST_IN0#	Reset signals into Module to reset Module PCIe Targets	ı	NC
A10	GND_1	Ground	GND	
A11	PCIe_REFCLKIN0-	Reference clock inputs	1	NC
A12	PCle_REFCLKIN0+	Reference clock inputs	I	NC
A13	GND_2	Ground	GND	
A14	USB7-	USB differential pairs	Ю	
A15	USB7+	USB differential pairs	Ю	
A16	GND_3	Ground	GND	
A17	USB6-	USB differential pairs	Ю	
A18	USB6+	USB differential pairs	IO	
A19	GND_4	Ground	GND	
A20	SS23_SDA_AUX-	HDMI I2C / DisplayPort Aux	Ю	
A21	SS23_SCL_AUX+	HDMI I2C / DisplayPort Aux	IO	
A22	GND_5	Ground	GND	
A23	SS2_TX-	Super Speed differential pairs	0	
A24	SS2_TX+	Super Speed differential pairs	0	
A25	GND_6	Ground	GND	
A26	SS2_RX-	Super Speed differential pairs	1	
A27	SS2_RX+	Super Speed differential pairs	1	
A28	GND_7	Ground	GND	
A29	SS3_TX-	Super Speed differential pairs	0	
A30	SS3_TX+	Super Speed differential pairs	0	
A31	GND_8	Ground	GND	
A32	SS3_RX-	Super Speed differential pairs	1	
A33	SS3_RX+	Super Speed differential pairs	1	
A34	GND_9	Ground	GND	
A35	eDP_AUX-	eDisplayPort Aux	IO	
A36	eDP_AUX+	eDisplayPort Aux	IO	
A37	GND_10	Ground	GND	
A38	eDP_TX0-	eDisplayPort differential pairs	0	
A39	eDP_TX0+	eDisplayPort differential pairs	0	
A40	GND_11	Ground	GND	
A41	eDP_TX1-	eDisplayPort differential pairs	0	
A42	eDP_TX1+	eDisplayPort differential pairs	0	
A43	GND_12	Ground	GND	
A44	eDP_TX2-	eDisplayPort differential pairs	0	
A45	eDP_TX2+	eDisplayPort differential pairs	0	
A46	GND_13	Ground	GND	
A47	eDP_TX3-	eDisplayPort differential pairs	0	
A48	eDP_TX3+	eDisplayPort differential pairs	0	
A49	GND_14	Ground	GND	



A50	NC 3.3 V
A52 eSPI_IO2 eSPIO I/O signal IO A53 eSPI_IO3 eSPIO I/O signal IO A54 eSPI_CLK eSPIO clock signal O A55 GND_15 Ground GND A56 PCIe_CLKREQ_LO# PCIe reference clock low request signal from Carrier IO PU A57 PCIe_CLKREQ_OUTO# PCIe reference clock request signal from Carrier IO PU A58 PCIe_CLKREQ_OUTO# PCIe reference clock request from Module target PCIe device IO PU A59 NBASET1_LINK_MAX# NBASET ethernet Controller 1 MAX Speed Link indicator, active low O A60 NBASET1_CTREF Reference voltage for Carrier Board NBASET Ethernet 1 O A61 GND_16 Ground GND A62 PCIE08_TX- PCI Express high differential pairs O A63 PCIE08_TX- PCI Express high differential pairs O A64 GND_17 Ground GND A65 PCIe09_TX- PCI Express high differential pairs O A66 PCIe00_TX+ PCI Express high differ	
A53 eSPI_CIX eSPI_CIK eSPI_CIK eSPI_CIK eSPI_CIK eSPI_CIK eSPI_CIK eSPI_CIK eSPI_CIK eSPI_CIX eSPI_CIX O A55 GND_15 Ground GND A56 PCIe_CILREQ_UFF PCIe reference clock low request signal from Carrier IO PU A57 PCIe_CILREQ_UTO# PCIe reference clock high request signal from Carrier IO PU A58 PCIe_CILREQ_UTO# PCIe reference clock request from Module target PCIe device IO PU A59 NBASET1_LINK_MAX# NBASET Ethernet Controller 1 MAX Speed Link indicator, active low O A60 NBASET1_CTREF Reference voltage for Carrier Board NBASET Ethernet 1 O A61 GND_16 Ground GND A62 PCIE08_TX+ PCI Express high differential pairs O A63 PCIE08_TX+ PCI Express high differential pairs O A64 GND_17 Ground GND A65 PCIE09_TX+ PCI Express high differential pairs O A66 PCIE01_TX+ PCI Express high differential pairs	
A54 eSPI_CLK eSPIO clock signal O A55 GND_15 Ground GND A56 PCle_CLKREQO_LO# PCle reference clock low request signal from Carrier IO PU A57 PCle_CLKREQO_HI# PCle reference clock high request signal from Carrier IO PU A58 PCle_CLKREQO_UTO# PCle reference clock high request signal from Carrier IO PU A59 NBASET1_LINK_MAX# NBASE-T Ethernet Controller 1 MAX Speed Link indicator, active low O A60 NBASET1_CTREF Reference voltage for Carrier Board NBASET Ethernet 1 O A61 GND_16 Ground GND A62 PCle08_TX- PCI Express high differential pairs O A63 PCle08_TX+ PCI Express high differential pairs O A64 GND_17 Ground GND A65 PCle09_TX- PCI Express high differential pairs O A66 PCle09_TX- PCI Express high differential pairs O A67 GND_18 Ground GND A68 PCle10_TX- PCI Express high differential pairs O A69 PCle10_TX- PCI Express high differential pairs O A69 PCle10_TX- PCI Express high differential pairs O A69 PCle10_TX- PCI Express high differential pairs O A60 GND_18 Ground GND A61 GND_19 Ground GND A62 PCle10_TX- PCI Express high differential pairs O A64 GND_19 Ground GND A65 PCle10_TX- PCI Express high differential pairs O A66 PCle10_TX- PCI Express high differential pairs O A67 GND_19 Ground GND A70 GND_19 Ground GND A71 PCle11_TX- PCI Express high differential pairs O A72 PCle11_TX- PCI Express high differential pairs O A73 GND_20 Ground GND A74 PCle12_TX- PCI Express high differential pairs O A75 PCle12_TX- PCI Express high differential pairs O A76 GND_21 Ground GND A77 PCle13_TX- PCI Express high differential pairs O A78 PCle13_TX- PCI Express high differential pairs O A79 GND_21 Ground GND A79 PCle13_TX- PCI Express high differential pairs O A78 PCle13_TX- PCI Express high differential pairs O A79 GND_22 Ground GND A80 PCle14_TX- PCI Express high differential pairs O A81 PCle13_TX- PCI Express high differential pairs O A82 GND_23 Ground GND A83 PCle15_TX- PCI Express high differential pairs O A84 PCle15_TX- PCI Express high differential pairs O A85 GND_24 Ground GND	
A55 GND_15 Ground GND A56 PCIe_CLKREQ0_LO# PCIe reference clock low request signal from Carrier IO PU A57 PCIe_CLKREQ0_HI# PCIe reference clock kiph request signal from Carrier IO PU A58 PCIe_CLKREQ_OUTO# PCIe reference clock request from Module target PCIe device IO PU A59 NBASET1_LINK_MAX# NBASET1_ELINK_MAX# NBASET1_CTREF Reference voltage for Carrier Board NBASET Ethernet 1 O A60 NBASET1_CTREF Reference voltage for Carrier Board NBASET Ethernet 1 O A61 GND_16 Ground GND A62 PCIe08_TX- PCI Express high differential pairs O A63 PCIe08_TX- PCI Express high differential pairs O A64 GND_17 Ground GND A65 PCIe09_TX- PCI Express high differential pairs O A66 PCIe09_TX- PCI Express high differential pairs O A67 GND_18 Ground GND A68 PCIe10_TX- PCI Express high differential pairs O <	
A56 PCIe_CLKREQ0_LO# PCIe reference clock low request signal from Carrier IO PU A57 PCIe_CLKREQ0_HI# PCIe reference clock high request signal from Carrier IO PU A58 PCIe_CLKREQ_OUTO# PCIe reference clock high request signal from Carrier IO PU A58 PCIe_CLKREQ_OUTO# PCIE reference clock request from Module target PCIe device IO PU A59 NBASET1_LINK_MAX# NBASE-T Ethernet Controller 1 MAX Speed Link indicator, active low O A60 NBASET1_CTREF Reference voltage for Carrier Board NBASET Ethernet 1 O A61 GND_16 Ground GND A62 PCIE08_TX- PCI Express high differential pairs O A63 PCIE08_TX- PCI Express high differential pairs O A64 GND_17 Ground GND A65 PCIE09_TX- PCI Express high differential pairs O A66 PCIE09_TX- PCI Express high differential pairs O A67 GND_18 Ground GND A68 PCIE10_TX- PCI Express high differential pairs O A69 PCIE10_TX- PCI Express high differential pairs O A70 GND_18 Ground GND A71 PCIE1_TX- PCI Express high differential pairs O A72 GND_19 Ground GND A71 PCIE1_TX- PCI Express high differential pairs O A72 PCIE1_TX- PCI Express high differential pairs O A73 GND_20 Ground GND A74 PCIE1_TX- PCI Express high differential pairs O A75 PCIE1_TX- PCI Express high differential pairs O A76 GND_21 Ground GND A77 PCIE1_TX- PCI Express high differential pairs O A78 PCIE1_TX- PCI Express high differential pairs O A79 GND_20 Ground GND A79 PCIE1_TX- PCI Express high differential pairs O A76 GND_21 Ground GND A77 PCIE1_TX- PCI Express high differential pairs O A78 PCIE1_TX- PCI Express high differential pairs O A78 PCIE1_TX- PCI Express high differential pairs O A79 GND_22 Ground GND A80 PCIE13_TX- PCI Express high differential pairs O A81 PCIE13_TX- PCI Express high differential pairs O A82 GND_23 Ground GND A83 PCIE15_TX- PCI Express high differential pairs O A84 PCIE15_TX- PCI Express high differential pairs O A85 GND_24 Ground GND	
A57 PCIe_CLKREQ0_HI# PCIe reference clock high request signal from Carrier IO PU A58 PCIe_CLKREQ_OUTO# PCIe reference clock request from Module target PCIe device IO PU A59 NBASETI_LINK_MAX# NBASET Ethernet Controller 1 MAX Speed Link indicator, active low O A60 NBASETI_CTREF Reference voltage for Carrier Board NBASET Ethernet 1 O A61 GND_16 Ground GND A62 PCIe08_TX- PCI Express high differential pairs O A63 PCIe08_TX- PCI Express high differential pairs O A64 GND_17 Ground GND A65 PCIe09_TX- PCI Express high differential pairs O A66 PCIe09_TX- PCI Express high differential pairs O A67 GND_18 Ground GND A68 PCIe10_TX- PCI Express high differential pairs O A69 PCIe10_TX- PCI Express high differential pairs O A69 PCIe10_TX- PCI Express high differential pairs O A70 GND_19 Ground GND A71 PCIe11_TX- PCI Express high differential pairs O A72 PCIE11_TX- PCI Express high differential pairs O A73 GND_20 Ground GND A74 PCIe11_TX- PCI Express high differential pairs O A75 GND_20 Ground GND A76 GND_20 Ground GND A77 PCIe11_TX- PCI Express high differential pairs O A78 GND_20 Ground GND A79 PCIe12_TX- PCI Express high differential pairs O A76 GND_21 Ground GND A77 PCIe13_TX- PCI Express high differential pairs O A78 PCIe13_TX- PCI Express high differential pairs O A77 PCIe13_TX- PCI Express high differential pairs O A78 PCIe13_TX- PCI Express high differential pairs O A79 GND_21 Ground GND A80 PCIe13_TX- PCI Express high differential pairs O A79 GND_22 Ground GND A80 PCIe14_TX- PCI Express high differential pairs O A81 PCIe14_TX- PCI Express high differential pairs O A82 GND_23 Ground GND A83 PCIe15_TX- PCI Express high differential pairs O A84 PCIe15_TX- PCI Express high differential pairs O A85 GND_24 Ground GND	
A58 PCIe_CLKREQ_OUTO# PCIe reference clock request from Module target PCIe device IO PU A59 NBASET1_LINK_MAX# NBASE-T Ethernet Controller 1 MAX Speed Link indicator, active low O A60 NBASET1_CTREF Reference voltage for Carrier Board NBASET Ethernet 1 O A61 GND_16 Ground GND A62 PCIe08_TX- PCI Express high differential pairs O A63 PCIe08_TX- PCI Express high differential pairs O A64 GND_17 Ground GND A65 PCIe09_TX- PCI Express high differential pairs O A66 PCIe09_TX- PCI Express high differential pairs O A66 PCIe09_TX- PCI Express high differential pairs O A66 PCIe09_TX- PCI Express high differential pairs O A67 GND_18 Ground GND A68 PCIe10_TX- PCI Express high differential pairs O A69 PCIe10_TX- PCI Express high differential pairs O A70 GND_19 Ground GND A71 PCIE11_TX- PCI Express high differential pairs O A72 PCIE11_TX- PCI Express high differential pairs O A73 GND_19 Ground GND A74 PCIE11_TX- PCI Express high differential pairs O A75 PCIE11_TX- PCI Express high differential pairs O A76 GND_20 Ground GND A77 PCIE12_TX- PCI Express high differential pairs O A77 PCIE12_TX- PCI Express high differential pairs O A78 PCIE12_TX- PCI Express high differential pairs O A79 GND_21 Ground GND A77 PCIE13_TX- PCI Express high differential pairs O A78 PCIE13_TX- PCI Express high differential pairs O A79 GND_21 Ground GND A80 PCIE14_TX- PCI Express high differential pairs O A80 PCIE14_TX- PCI Express high differential pairs O A81 PCIE15_TX- PCI Express high differential pairs O A82 GND_23 Ground GND A83 PCIE15_TX- PCI Express high differential pairs O A84 PCIE15_TX- PCI Express high differential pairs O A85 GND_24 Ground GND	
A59 NBASETI_LINK_MAX# NBASE-T Ethernet Controller 1 MAX Speed Link indicator, active low O A60 NBASETI_CTREF Reference voltage for Carrier Board NBASET Ethernet 1 O A61 GND_16 Ground GND A62 PCle08_TX- PCI Express high differential pairs O A63 PCle08_TX- PCI Express high differential pairs O A64 GND_17 Ground GND A65 PCle09_TX- PCI Express high differential pairs O A66 PCle09_TX- PCI Express high differential pairs O A67 GND_18 Ground GND A68 PCle10_TX- PCI Express high differential pairs O A69 PCle10_TX- PCI Express high differential pairs O A69 PCle10_TX- PCI Express high differential pairs O A70 GND_19 Ground GND A71 PCle11_TX- PCI Express high differential pairs O A72 PCle11_TX- PCI Express high differential pairs O A73 GND_20 Ground GND A74 PCle12_TX- PCI Express high differential pairs O A75 PCle12_TX- PCI Express high differential pairs O A76 GND_21 Ground GND A77 PCle12_TX- PCI Express high differential pairs O A78 PCle12_TX- PCI Express high differential pairs O A79 PCle12_TX- PCI Express high differential pairs O A76 GND_21 Ground GND A77 PCle13_TX- PCI Express high differential pairs O A78 PCle13_TX- PCI Express high differential pairs O A78 PCle13_TX- PCI Express high differential pairs O A79 GND_22 Ground GND A80 PCle14_TX- PCI Express high differential pairs O A81 PCle14_TX- PCI Express high differential pairs O A82 GND_23 Ground GND A83 PCle15_TX- PCI Express high differential pairs O A84 PCle15_TX- PCI Express high differential pairs O A85 GND_24 Ground GND	
A60 NBASET1_CTREF Reference voltage for Carrier Board NBASET Ethernet 1 O A61 GND_16 Ground GND A62 PCIE08_TX- PCI Express high differential pairs O A63 PCIE08_TX+ PCI Express high differential pairs O A64 GND_17 Ground GND A65 PCIe09_TX- PCI Express high differential pairs O A66 PCIe09_TX- PCI Express high differential pairs O A67 GND_18 Ground GND A68 PCIe10_TX- PCI Express high differential pairs O A69 PCIE10_TX- PCI Express high differential pairs O A70 GND_19 Ground GND A71 PCIE11_TX- PCI Express high differential pairs O A72 PCIE11_TX+ PCI Express high differential pairs O A74 PCIE1_TX+ PCI Express high differential pairs O A75 PCIE12_TX- PCI Express high differential pairs O A76 GND_21	3.3 V
A61 GND_16 Ground GND A62 PCle08_TX- PCI Express high differential pairs O A63 PCle08_TX+ PCI Express high differential pairs O A64 GND_17 Ground GND A65 PCle09_TX- PCI Express high differential pairs O A66 PCle09_TX+ PCI Express high differential pairs O A67 GND_18 Ground GND A68 PCle10_TX- PCI Express high differential pairs O A69 PCle10_TX- PCI Express high differential pairs O A70 GND_19 Ground GND A71 PCle11_TX- PCI Express high differential pairs O A72 PCle11_TX+ PCI Express high differential pairs O A73 GND_20 Ground GND A74 PCle12_TX+ PCI Express high differential pairs O A75 PCle12_TX+ PCI Express high differential pairs O A76 GND_21 Ground GND	
A62PCIe08_TX-PCI Express high differential pairsOA63PCIe08_TX+PCI Express high differential pairsOA64GND_17GroundGNDA65PCIe09_TX-PCI Express high differential pairsOA66PCIe09_TX+PCI Express high differential pairsOA67GND_18GroundGNDA68PCIe10_TX-PCI Express high differential pairsOA69PCIe10_TX-PCI Express high differential pairsOA70GND_19GroundGNDA71PCIe11_TX-PCI Express high differential pairsOA72PCIe11_TX-PCI Express high differential pairsOA73GND_20GroundGNDA74PCIe12_TX-PCI Express high differential pairsOA75PCIe12_TX-PCI Express high differential pairsOA76GND_21GroundGNDA77PCIe13_TX-PCI Express high differential pairsOA78PCIe13_TX-PCI Express high differential pairsOA79GND_22GroundGNDA80PCIe14_TX-PCI Express high differential pairsOA81PCIe14_TX-PCI Express high differential pairsOA82GND_23GroundGNDA83PCIe15_TX-PCI Express high differential pairsOA84PCIe15_TX-PCI Express high differential pairsOA85GND_24GroundGND	
A63 PCIe08_TX+ PCI Express high differential pairs O A64 GND_17 Ground GND A65 PCIe09_TX- PCI Express high differential pairs O A66 PCIe09_TX+ PCI Express high differential pairs O A67 GND_18 Ground GND A68 PCIe10_TX- PCI Express high differential pairs O A69 PCIe10_TX+ PCI Express high differential pairs O A70 GND_19 Ground GND A71 PCIe11_TX- PCI Express high differential pairs O A72 PCIe11_TX+ PCI Express high differential pairs O A73 GND_20 Ground GND A74 PCIe12_TX- PCI Express high differential pairs O A75 PCIe13_TX- PCI Express high differential pairs O A76 GND_21 Ground GND A77 PCIe13_TX- PCI Express high differential pairs O A79 GND_22 Ground GND	Ì
A64GND_17GroundGNDA65PCle09_TX-PCl Express high differential pairs0A66PCle09_TX+PCl Express high differential pairs0A67GND_18GroundGNDA68PCle10_TX-PCl Express high differential pairs0A69PCle10_TX+PCl Express high differential pairs0A70GND_19GroundGNDA71PCle11_TX-PCl Express high differential pairs0A72PCle11_TX+PCl Express high differential pairs0A73GND_20GroundGNDA74PCle12_TX-PCl Express high differential pairs0A75PCle12_TX-PCI Express high differential pairs0A76GND_21GroundGNDA77PCle13_TX-PCI Express high differential pairs0A78PCle13_TX-PCI Express high differential pairs0A79GND_22GroundGNDA80PCle14_TX-PCI Express high differential pairs0A81PCle14_TX-PCI Express high differential pairs0A82GND_23GroundGNDA83PCle15_TX-PCI Express high differential pairs0A84PCle15_TX+PCI Express high differential pairs0A85GND_24GroundGND	
A65PCleO9_TX-PCI Express high differential pairsOA66PCleO9_TX+PCI Express high differential pairsOA67GND_18GroundGNDA68PCle10_TX-PCI Express high differential pairsOA69PCle10_TX+PCI Express high differential pairsOA70GND_19GroundGNDA71PCle11_TX-PCI Express high differential pairsOA72PCle11_TX+PCI Express high differential pairsOA73GND_20GroundGNDA74PCle12_TX-PCI Express high differential pairsOA75PCle12_TX-PCI Express high differential pairsOA76GND_21GroundGNDA77PCle13_TX-PCI Express high differential pairsOA78PCle13_TX-PCI Express high differential pairsOA79GND_22GroundGNDA80PCle14_TX-PCI Express high differential pairsOA81PCle14_TX-PCI Express high differential pairsOA82GND_23GroundGNDA83PCle15_TX-PCI Express high differential pairsOA84PCle15_TX-PCI Express high differential pairsOA85GND_24GroundGND	
A66PCle09_TX+PCl Express high differential pairsOA67GND_18GroundGNDA68PCle10_TX-PCl Express high differential pairsOA69PCle10_TX+PCl Express high differential pairsOA70GND_19GroundGNDA71PCle11_TX-PCl Express high differential pairsOA72PCle11_TX+PCl Express high differential pairsOA73GND_20GroundGNDA74PCle12_TX-PCl Express high differential pairsOA75PCle12_TX+PCl Express high differential pairsOA76GND_21GroundGNDA77PCle13_TX-PCl Express high differential pairsOA78PCle13_TX-PCI Express high differential pairsOA79GND_22GroundGNDA80PCle14_TX-PCI Express high differential pairsOA81PCle14_TX-PCI Express high differential pairsOA82GND_23GroundGNDA83PCle15_TX-PCI Express high differential pairsOA84PCle15_TX-PCI Express high differential pairsOA85GND_24GroundGND	
A67 GND_18 Ground GND A68 PCle10_TX- PCI Express high differential pairs O A69 PCle10_TX+ PCI Express high differential pairs O A70 GND_19 Ground GND A71 PCle11_TX- PCI Express high differential pairs O A72 PCle11_TX+ PCI Express high differential pairs O A73 GND_20 Ground GND A74 PCle12_TX- PCI Express high differential pairs O A75 PCle12_TX- PCI Express high differential pairs O A76 GND_21 Ground GND A77 PCle13_TX- PCI Express high differential pairs O A78 PCle13_TX- PCI Express high differential pairs O A80 PCle14_TX- PCI Express high differential pairs O A81 PCle14_TX- PCI Express high differential pairs O A82 GND_23 Ground GND A83 PCle15_TX- PCI Express high differential	
A68PCle10_TX-PCI Express high differential pairsOA69PCle10_TX+PCI Express high differential pairsOA70GND_19GroundGNDA71PCle11_TX-PCI Express high differential pairsOA72PCle11_TX+PCI Express high differential pairsOA73GND_20GroundGNDA74PCle12_TX-PCI Express high differential pairsOA75PCle12_TX+PCI Express high differential pairsOA76GND_21GroundGNDA77PCle13_TX-PCI Express high differential pairsOA78PCle13_TX-PCI Express high differential pairsOA79GND_22GroundGNDA80PCle14_TX-PCI Express high differential pairsOA81PCle14_TX-PCI Express high differential pairsOA82GND_23GroundGNDA83PCle15_TX-PCI Express high differential pairsOA84PCle15_TX-PCI Express high differential pairsOA85GND_24GroundGND	
A69PCle10_TX+PCl Express high differential pairsOA70GND_19GroundGNDA71PCle11_TX-PCl Express high differential pairsOA72PCle11_TX+PCl Express high differential pairsOA73GND_20GroundGNDA74PCle12_TX-PCl Express high differential pairsOA75PCle12_TX+PCl Express high differential pairsOA76GND_21GroundGNDA77PCle13_TX-PCl Express high differential pairsOA78PCle13_TX+PCl Express high differential pairsOA79GND_22GroundGNDA80PCle14_TX-PCl Express high differential pairsOA81PCle14_TX-PCl Express high differential pairsOA82GND_23GroundGNDA83PCle15_TX-PCl Express high differential pairsOA84PCle15_TX-PCl Express high differential pairsOA85GND_24GroundGND	
A70GND_19GroundGNDA71PCle11_TX-PCl Express high differential pairsOA72PCle11_TX+PCl Express high differential pairsOA73GND_20GroundGNDA74PCle12_TX-PCl Express high differential pairsOA75PCle12_TX+PCl Express high differential pairsOA76GND_21GroundGNDA77PCle13_TX-PCl Express high differential pairsOA78PCle13_TX+PCl Express high differential pairsOA79GND_22GroundGNDA80PCle14_TX-PCl Express high differential pairsOA81PCle14_TX-PCl Express high differential pairsOA82GND_23GroundGNDA83PCle15_TX-PCl Express high differential pairsOA84PCle15_TX-PCl Express high differential pairsOA84PCle15_TX+PCl Express high differential pairsOA85GND_24GroundGND	
A71 PCle11_TX- PCl Express high differential pairs O A72 PCle11_TX+ PCl Express high differential pairs O A73 GND_20 Ground GND A74 PCle12_TX- PCl Express high differential pairs O A75 PCle12_TX+ PCl Express high differential pairs O A76 GND_21 Ground GND A77 PCle13_TX- PCl Express high differential pairs O A78 PCle13_TX- PCl Express high differential pairs O A79 GND_22 Ground GND A80 PCle14_TX- PCl Express high differential pairs O A81 PCle14_TX+ PCl Express high differential pairs O A82 GND_23 Ground GND A83 PCle15_TX- PCl Express high differential pairs O A84 PCle15_TX- PCl Express high differential pairs O A85 GND_24 Ground GND	
A72PCle11_TX+PCl Express high differential pairsOA73GND_20GroundGNDA74PCle12_TX-PCl Express high differential pairsOA75PCle12_TX+PCl Express high differential pairsOA76GND_21GroundGNDA77PCle13_TX-PCl Express high differential pairsOA78PCle13_TX+PCl Express high differential pairsOA79GND_22GroundGNDA80PCle14_TX-PCl Express high differential pairsOA81PCle14_TX+PCl Express high differential pairsOA82GND_23GroundGNDA83PCle15_TX-PCl Express high differential pairsOA84PCle15_TX+PCl Express high differential pairsOA85GND_24GroundGND	
A72PCle11_TX+PCl Express high differential pairsOA73GND_20GroundGNDA74PCle12_TX-PCl Express high differential pairsOA75PCle12_TX+PCl Express high differential pairsOA76GND_21GroundGNDA77PCle13_TX-PCl Express high differential pairsOA78PCle13_TX+PCl Express high differential pairsOA79GND_22GroundGNDA80PCle14_TX-PCl Express high differential pairsOA81PCle14_TX+PCl Express high differential pairsOA82GND_23GroundGNDA83PCle15_TX-PCl Express high differential pairsOA84PCle15_TX+PCl Express high differential pairsOA85GND_24GroundGND	
A73 GND_20 Ground GND A74 PCle12_TX- PCI Express high differential pairs O A75 PCle12_TX+ PCI Express high differential pairs O A76 GND_21 Ground GND A77 PCle13_TX- PCI Express high differential pairs O A78 PCle13_TX+ PCI Express high differential pairs O A79 GND_22 Ground GND A80 PCle14_TX- PCI Express high differential pairs O A81 PCle14_TX+ PCI Express high differential pairs O A82 GND_23 Ground GND A83 PCle15_TX- PCI Express high differential pairs O A84 PCle15_TX+ PCI Express high differential pairs O A85 GND_24 Ground GND	
A74PCle12_TX-PCl Express high differential pairsOA75PCle12_TX+PCl Express high differential pairsOA76GND_21GroundGNDA77PCle13_TX-PCl Express high differential pairsOA78PCle13_TX+PCl Express high differential pairsOA79GND_22GroundGNDA80PCle14_TX-PCl Express high differential pairsOA81PCle14_TX+PCl Express high differential pairsOA82GND_23GroundGNDA83PCle15_TX-PCl Express high differential pairsOA84PCle15_TX+PCl Express high differential pairsOA85GND_24GroundGND	
A75 PCIe12_TX+ PCI Express high differential pairs O A76 GND_21 Ground GND A77 PCIe13_TX- PCI Express high differential pairs O A78 PCIe13_TX+ PCI Express high differential pairs O A79 GND_22 Ground GND A80 PCIe14_TX- PCI Express high differential pairs O A81 PCIe14_TX+ PCI Express high differential pairs O A82 GND_23 Ground GND A83 PCIe15_TX- PCI Express high differential pairs O A84 PCIe15_TX+ PCI Express high differential pairs O A85 GND_24 Ground GND	
A76 GND_21 Ground GND A77 PCle13_TX- PCI Express high differential pairs O A78 PCle13_TX+ PCI Express high differential pairs O A79 GND_22 Ground GND A80 PCle14_TX- PCI Express high differential pairs O A81 PCle14_TX+ PCI Express high differential pairs O A82 GND_23 Ground GND A83 PCle15_TX- PCI Express high differential pairs O A84 PCle15_TX+ PCI Express high differential pairs O A85 GND_24 Ground GND	
A78 PCle13_TX+ PCl Express high differential pairs O A79 GND_22 Ground GND A80 PCle14_TX- PCl Express high differential pairs O A81 PCle14_TX+ PCl Express high differential pairs O A82 GND_23 Ground GND A83 PCle15_TX- PCl Express high differential pairs O A84 PCle15_TX+ PCl Express high differential pairs O A85 GND_24 Ground GND	
A78 PCle13_TX+ PCI Express high differential pairs O A79 GND_22 Ground GND A80 PCle14_TX- PCI Express high differential pairs O A81 PCle14_TX+ PCI Express high differential pairs O A82 GND_23 Ground GND A83 PCle15_TX- PCI Express high differential pairs O A84 PCle15_TX+ PCI Express high differential pairs O A85 GND_24 Ground GND	
A79 GND_22 Ground GND A80 PCle14_TX- PCI Express high differential pairs O A81 PCle14_TX+ PCI Express high differential pairs O A82 GND_23 Ground GND A83 PCle15_TX- PCI Express high differential pairs O A84 PCle15_TX+ PCI Express high differential pairs O A85 GND_24 Ground GND	
A80PCle14_TX-PCl Express high differential pairsOA81PCle14_TX+PCl Express high differential pairsOA82GND_23GroundGNDA83PCle15_TX-PCl Express high differential pairsOA84PCle15_TX+PCl Express high differential pairsOA85GND_24GroundGND	
A81 PCIe14_TX+ PCI Express high differential pairs O A82 GND_23 Ground GND A83 PCIe15_TX- PCI Express high differential pairs O A84 PCIe15_TX+ PCI Express high differential pairs O A85 GND_24 Ground GND	
A82 GND_23 Ground GND A83 PCle15_TX- PCI Express high differential pairs O A84 PCle15_TX+ PCI Express high differential pairs O A85 GND_24 Ground GND	
A84 PCle15_TX+ PCl Express high differential pairs O A85 GND_24 Ground GND	
A84 PCle15_TX+ PCl Express high differential pairs O A85 GND_24 Ground GND	
_	
A86 VCC_RTC RTC power input Power	
A87 SUS_CLK 32.768 kHz clock used by Carrier peripherals O PD	
A88 GPIO_00 General purpose input / output pin default input IO PU	
A89 GPIO_01 General purpose input / output pin default input IO PU	
A90 GPIO_02 General purpose input / output pin default input IO PU	
A91 GPIO_03 General purpose input / output pin default input IO PU	
A92 GPIO_04 General purpose input / output pin default input IO PU	
A93 GPIO_05 General purpose input / output pin default input IO PU	
A94 GPIO_06 General purpose input / output pin default input IO PU	
A95 GPIO_07 General purpose input / output pin default input IO PU	1
A96 GPIO_08 General purpose input / output pin default input IO PU	1
A97 GPIO_09 General purpose input / output pin default input IO PU	
A98 GPIO_10 General purpose input / output pin default input IO PU	
A99 GPIO_11 General purpose input / output pin default input IO PU	
A100 PINOUT_TYPE0 NC Mini Module – Wide Range 8V to 20V input O	



Pin	Pin-Signal	Description	Туре	Remark
B1	VCC_5	VCC Primary power input	Power	
B2	PWRBTN#	power button input	IPU	
В3	VCC_6	VCC Primary power input	Power	
B4	THERMTRIP#	Active low out indicating that the CPU has entered thermal shutdown	0	
B5	CAN_TX	CAN bus 1.8V logic level transmit signal	0	NC
B6	TAMPER#	Tamper or Intrusion detection line on VCC_RTC power well	I PU	
B7	PROCHOT#	Active low output indicating a temperature hot event on module	0	
B8	SUS_S3#	Indicates system is in Suspend to RAM (S3)	O PD	
B9	FUSA_VOLTAGE_ERR#	Active low output indicating an over- or under voltage error	O PU	NC
B10	WD_STROBE#	Strobe input to watchdog timer. Periodic strobing prevents the watchdog	IPU	
B11	WD_OUT	Output indicating that a watchdog time-out event has occurred	0	
B12	GND_25	Ground	GND	
B13	USB5-	USB differential pairs	Ю	
B14	USB5+	USB differential pairs	Ю	
B15	GND_26	Ground	GND	
B16	USB4-	USB differential pairs	IO	
B17	USB4+	USB differential pairs	10	
B18	GND_27	Ground	GND	
B19	I2S_LRCLK/SNDW_CLK3/HDA_SYNC	HDA sample synchronization signal	0	optional I2S
B20	I2S_DOUT/SNDW_DAT3/HDA_SDO	HDA serial TDM data output	0	optional I2S
B20	I2S_MCLK/HDA_RST#	HDA reset output	0	optional I2S
B21		HDA serial TDM data input		optional I2S
-	I2S_DIN/SNDW_DAT2/HDA_SDI I2S_CLK/SNDW_CLK2/HDA_BCLK	·	0	optional I2S
B23		HDA serial data clock	0	NC NC
B24	RSVD	Reserved	I PU	INC
B25	USB67_OC#	USB overcurrent status		
B26	USB45_OC#	USB overcurrent status	IPU	
B27	USB23_OC#	USB overcurrent status	IPU	
B28	USB01_OC#	USB overcurrent status	IPU	
B29	SML1_CLK	I2C data based System Management Link	O PU	
B30	SML1_DAT	I2C data based System Management Link	IO PU	
B31	PMCALERT#	Active low Alert signal associated with the SML1 System Management link	IPU	
B32	SML0_CLK	I2C data based System Management Link	O PU	
B33	SML0_DAT	I2C data based System Management Link	IO PU	
B34	USB_PD_ALERT#	Active low Alert signal from USB Power Delivery Controller to the Module	IPU	
B35	USB_PD_I2C_CLK	I2C data line between Module based Embedded Controller	O PU	
B36	USB_PD_I2C_DAT	I2C data line between Module based Embedded Controller	IO PU	
B37	USB_RT_ENA	Power Enable for Carrier based USB Retimers	0	
B38	USB3_LSRX	Sideband RX interface for USB4 Alternate modes	IPD	NC
B39	USB3_LSTX	Sideband TX interface for USB4 Alternate modes	0	NC
B40	USB2_LSRX/DDI0_DDC_AUX_SEL	Sideband RX interface for USB4 Alternate modes / DP AUX select input	IPD	
B41	USB2_LSTX/DDI0_HPD	Sideband TX interface for USB4 Alternate modes / DP Hot Plug detect	IO PD	
B42	GND_28	Ground	GND	
B43	USB1_AUX-	DisplayPort Aux channel for USB4 DP modes	I/O	NC
B44	USB1_AUX+	DisplayPort Aux channel for USB4 DP modes	I/O	NC
B45	LID#	Low active signal for a LID switch	IPU	
B46	SLEEP#	Low active signal for a SLEEP signal	IPU	
B47	VCC_BOOT_SPI	Power supply for Carrier Board SPI – sourced from Module	Power	1.8 V
B48	BOOT_SPI_CS#	Boot SPI chip select for Carrier board SPI flash chip	0	
B49	BSEL0	BIOS Boot select signals	I PU	



Pin	Pin-Signal	Description	Туре	Remark
B50	BSEL1	BIOS Boot select signals	IPU	
B51	BSEL2	BIOS Boot select signals	IPU	
B52	eSPI_ALERT0#	eSPI Alert signal	IPU	
B53	eSPI_ALERT1#	eSPI Alert signal	I PU	NC
B54	eSPI_CS0#	eSPI chip select signal	0	
B55	eSPI_CS1#	eSPI chip select signal	0	NC
B56	eSPI_RST#	eSPI reset signal	0	
B57	PCIe_WAKE_OUT0#	Wake request signal from Module based PCIe Target to an	OD PU	NC
B58	NBASET1_LINK_MID#	NBASE-T Ethernet Controller 1 MID Speed Link indicator, active low	0	3.3 V
B59	NBASET1_LINK_ACT#	NBASE-T Ethernet Controller 1 activity indicator, active low	0	3.3 V
B60	GND_29	Ground	GND	
B61	PCle08_RX-	PCI Express high differential pairs	ı	
B62	PCle08_RX+	PCI Express high differential pairs	1	
B63	GND_30	Ground	GND	
B64	PCle09_RX-	PCI Express high differential pairs	1	
B65	PCle09 RX+	PCI Express high differential pairs	ı	
B66	GND_31	Ground	GND	
B67	PCle10_RX-	PCI Express high differential pairs	1	
B68	PCle10_RX+	PCI Express high differential pairs	ı	
B69	GND_32	Ground	GND	
B70	PCle11 RX-	PCI Express high differential pairs	1	
B71	PCle11_RX+	PCI Express high differential pairs	i	
B72	GND_33	Ground	GND	
B73	PCle12_RX-	PCI Express high differential pairs	1	
B74	PCle12_RX+	PCI Express high differential pairs	i i	
B75	GND_34	Ground	GND	
B76	PCle13_RX-	PCI Express high differential pairs	1	
B77	PCle13_RX+	PCI Express high differential pairs	ı	
B78	GND_35	Ground	GND	
B79	PCle14_RX-	PCI Express high differential pairs	ı	
B80	PCle14_RX+	PCI Express high differential pairs	I	
B81	GND_36	Ground	GND	
B82	PCle15_RX-	PCI Express high differential pairs	ı	
B83	PCle15_RX+	PCI Express high differential pairs	ı	
B84	GND_37	Ground	GND	
B85	TEST#	Module input to allow vendor specific Module test mode	IPU	
B86	RSMRST_OUT#	This is a buffered copy of the internal Module RSMRST	O PD	
B87	UART1_TX	Logic level asynchronous serial port transmit signal	0	
B88	UART1_RX	Logic level asynchronous serial port receive signal	ı	
B89	UART1 RTS#	Logic level asynchronous serial port Request to Send signal	0	
B90	UART1_CTS#	Logic level asynchronous serial port Clear to Send signal	I	
B91	I2C2_CLK/ETH_MDIO_CLK	general purpose I2C2 port	O PU	
B92	I2C2_DAT/ETH_MDIO_DAT	general purpose I2C2 port	IO PU	
B93	GP_SPI_MOSI	General Purpose SPI Port Serial data from the Module to the Carrier	0	
B94	GP_SPI_MISO	General Purpose SPI Port Serial data into the Module from the Carrier	ı	
B95	GP_SPI_CS0#	General Purpose SPI Port chip select signal	0	
B96	GP_SPI_CS1#	General Purpose SPI Port chip select signal	0	NC
B97	GP_SPI_CS2#	General Purpose SPI Port chip select signal	0	NC
B98	GP_SPI_CS3#	General Purpose SPI Port chip select signal	0	NC
B99	GP_SPI_CLK	General Purpose SPI Port clock signal	0	-
B100	GP_SPI_ALERT#	General Purpose SPI Port Alert signal	IPU	



Pin	Pin-Signal	Description	Туре	Remark
C1	VCC_7	VCC Primary power input	Power	
C2	RSTBTN#	Reset button input	I PU	
C3	VCC_8	VCC Primary power input	Power	
C4	CARRIER_HOT#	Input from Module temp sensor indicating a too high temperature	I PU	
C5	CAN_RX	CAN bus 1.8V logic level receive signal	I	NC
C6	VIN_PWR_OK	Power OK from main power supply. A high value indicates that the power is good.	I PU	1.8 V
C 7	CATERR#	-	_	
C8	SUS_S4_S5#	Indicates system is in Suspend to Disk (S4) or Soft Off (S5) state	O PD	
C9	FUSA_ALERT#	Active low Alert output from the COM-HPC Module	O PU	NC
C10	BATLOW#	Indicates that external battery is low	I PU	
C11	FAN_PWMOUT	Fan speed control for system fan	0	
C12	FAN_TACHIN	Fan tachometer input for a fan with a two pulse per revolution output	I PU	
C13		Ground	GND	
C14	USB3-	USB differential pairs	Ю	
C15	USB3+	USB differential pairs	Ю	
C16	GND_39	Ground	GND	
C17	USB2-	USB differential pairs	Ю	
C18		USB differential pairs	Ю	
	GND_40	Ground	GND	
	SNDW_DMIC_CLK1	Clock for Soundwire transactions	Ю	
C21	SNDW_DMIC_DAT1	Bidirectional PCM audio data	0	
C22		Ground	GND	
	SNDW_DMIC_CLK0	Clock for Soundwire transactions	Ю	
C24		Bidirectional PCM audio data	0	
C25		Ground	GND	
-	USB0_LSRX/DDI1_DDC_AUX_SEL	Sideband RX interface for USB4 Alternate modes / DP AUX select input	IPD	
C27	USB1_LSRX	Sideband RX interface for USB4 Alternate modes	IPD	NC
C28		Sideband TX interface for USB4 Alternate modes / DP Hot Plug detect	IO PD	
C29		Sideband TX interface for USB4 Alternate modes	0	NC
C30		eDP Hot Plug detect	IPD	
C31	eDP_VDD_EN	eDP power enable	O PD	
C32		eDP backlight enable	O PD	
C33	eDP_BKLTCTL	eDP backlight brightness control	O PD	
C34		Ground	GND	
C35	USB3_AUX-	DisplayPort Aux channel for USB4 DP modes	Ю	NC
C36	USB3_AUX+	DisplayPort Aux channel for USB4 DP modes	Ю	NC
C37	GND_44	Ground	GND	
	SS6_RX-	Super Speed differential pairs	I	
	SS6_RX+	Super Speed differential pairs	I	
	GND_45	Ground	GND	
	SS7_RX-	Super Speed differential pairs	I	
	SS7_RX+	Super Speed differential pairs	I	
	GND_46	Ground	GND	
	SS4_RX-	Super Speed differential pairs	I	
	SS4_RX+	Super Speed differential pairs	I	
	GND_47	Ground	GND	
	SS5_RX-	Super Speed differential pairs	I	
	SS5_RX+	Super Speed differential pairs	I	
C49		Ground	GND	



Pin	Pin-Signal	Description	Туре	Remark
C50	BOOT_SPI_IO0	Boot SPI IOO signal for Carrier board SPI flash chip	Ю	
C51	BOOT_SPI_IO1	Boot SPI IOO signal for Carrier board SPI flash chip	Ю	
C52	BOOT_SPI_IO2	Boot SPI IOO signal for Carrier board SPI flash chip	Ю	
C53	BOOT_SPI_IO3	Boot SPI IOO signal for Carrier board SPI flash chip	Ю	
C54	BOOT_SPI_CLK	Boot SPI clock signal for Carrier board SPI flash chip	0	
C55	GND_49	Ground	GND	
C56	PCIe_REFCLK0_HI-	Reference clock pair for PCle lanes [15:8] high	0	
C57	PCIe_REFCLK0_HI+	Reference clock pair for PCle lanes [15:8] high	0	
C58	GND_50	Ground	GND	
C59	PCle_REFCLK0_LO-	Reference clock pair for PCIe lanes [7:0] low	0	
C60	PCIe_REFCLK0_LO+	Reference clock pair for PCle lanes [7:0] low	0	
C61	GND_51	Ground	GND	
C62	PCIe00_RX-	PCI Express high differential pairs	1	
C63	PCle00_RX+	PCI Express high differential pairs	1	
C64	GND_52	Ground	GND	
C65	PCle01_RX-	PCI Express high differential pairs	1	
C66	PCle01_RX+	PCI Express high differential pairs	1	
C67	GND_53	Ground	GND	
C68	PCIe02_RX-/SGMII1_RX-	PCI Express high differential pairs	1	
C69	PCle02_RX+/SGMII1_RX+	PCI Express high differential pairs	1	
C70	GND_54	Ground	GND	
C71	PCIe03_RX-/SGMII0_RX-	PCI Express high differential pairs	1	
C72	PCIe03_RX+/SGMII0_RX+	PCI Express high differential pairs	1	
C73	GND_55	Ground	GND	
C74	PCle04_RX-	PCI Express high differential pairs	1	
C75	PCle04_RX+	PCI Express high differential pairs	1	
C76	GND_56	Ground	GND	
C77	PCle05_RX-	PCI Express high differential pairs	1	
C78	PCle05_RX+	PCI Express high differential pairs	1	
C79	GND_57	Ground	GND	
C80	PCle06_RX-/SATA1_RX-	PCI Express high differential pairs	1	
C81	PCIe06_RX+/SATA1_RX+	PCI Express high differential pairs	1	
C82	GND_58	Ground	GND	
C83	PCle07_RX-/SATA0_RX-	PCI Express high differential pairs	1	
C84	PCle07_RX+/SATA0_RX+	PCI Express high differential pairs	1	
C85	GND_59	Ground	GND	
C86	SMB_CLK	System Management Bus bidirectional clock signal	IO PU	
C87	SMB_DAT	System Management Bus bidirectional data signal	IO PU	
C88	SMB_ALERT#	System Management Bus Alert – active low input	I PU	
C89	UARTO_TX	Logic level asynchronous serial port transmit signal	0	
C90	UARTO_RX	Logic level asynchronous serial port receive signal	1	
C91	UARTO_RTS#	Logic level asynchronous serial port Request to Send signal	0	
C92	UARTO_CTS#	Logic level asynchronous serial port Clear to Send signal	1	
C93	I2C0_CLK	general purpose I2C0 port	O PU	
C94	I2C0_DAT	general purpose I2C0 port	IO PU	
C95	I2C0_ALERT#	general purpose I2C0 Alert signal	IPU	
C96	I2C1_CLK	general purpose I2C1 port	O PU	
C97	I2C1_DAT	general purpose I2C1 port	IO PU	
C98	NBASET0_SDP	NBASE-T Ethernet Controller 0 Software-Definable Pin	Ю	3.3 V
C99	NBASETO_CTREF	Reference voltage for Carrier Board NBASET Ethernet	0	
C100	PINOUT_TYPE1	NC Mini Module – Wide Range 8V to 20V input	0	NC



Pin	Pin-Signal	Description	Туре	Remark
D1	VCC_9	VCC Primary power input	Power	
D2	VCC_10	VCC Primary power input	Power	
D3	VCC_11	VCC Primary power input	Power	
D4	VCC_12	VCC Primary power input	Power	
D5	PLTRST#	Platform Reset: output from Module to Carrier Board	OPD	
D6	FUSA_SPI_CS#	Active low chip select into the Module from the Carrier	I	NC
D7	FUSA_SPI_CLK	Clock into the Module from the Carrier	1	NC
D8	FUSA_SPI_MISO	Serial data into the Carrier FuSa SPI Master from the Module	O PU	NC
D9	FUSA_SPI_MOSI	Serial data from the Carrier FuSa SPI Master, into the Module	1	NC
D10	WAKE0#	PCI Express wake up signal	IPU	
D11	WAKE1#	General purpose wake up signal	IPU	
D12	GND_60	Ground	GND	
D13	USB1-	USB differential pairs	Ю	
D14	USB1+	USB differential pairs	Ю	
D15	GND_61	Ground	GND	
D16	USB0-	USB differential pairs	Ю	
D17	USB0+	USB differential pairs	Ю	
D18	GND_62	Ground	GND	
D19	SS01_SDA_AUX-	HDMI I2C / DisplayPort Aux	Ю	
D20	SS01_SCL_AUX+	HDMI I2C / DisplayPort Aux	Ю	
D21	GND_63	Ground	GND	
D22	SS0_TX-	Super Speed differential pairs	0	
D23	SS0_TX+	Super Speed differential pairs	0	
D24	GND_64	Ground	GND	
D25	SSO_RX-	Super Speed differential pairs	Ţ	
D26	SSO_RX+	Super Speed differential pairs	1	
D27	GND_65	Ground	GND	
D28	SS1_TX-	Super Speed differential pairs	0	
D29	SS1_TX+	Super Speed differential pairs	0	
D30	GND_66	Ground	GND	
D31	SS1_RX-	Super Speed differential pairs	1	
D32	SS1_RX+	Super Speed differential pairs	1	
D33	GND_67	Ground	GND	
D34	ACPRESENT	Driven hard low on Carrier if system AC power is not present	IPU	
D35	NBASET1_SDP	NBASE-T Ethernet Controller 1 Software-Definable Pin	Ю	3.3 V
D36	GND_68	Ground	GND	
D37	SS6_TX-	Super Speed differential pairs	0	
D38	SS6_TX+	Super Speed differential pairs	0	
D39	GND_69	Ground	GND	
D40	SS7_TX-	Super Speed differential pairs	0	
D41	SS7_TX+	Super Speed differential pairs	0	
D42	GND_70	Ground	GND	
D43	SS4_TX-	Super Speed differential pairs	0	
D44	SS4_TX+	Super Speed differential pairs	0	
D45	GND_71	Ground	GND	
D46	SS5_TX-	Super Speed differential pairs	0	
D47	SS5_TX+	Super Speed differential pairs	0	
D48	GND_72	Ground	GND	



Pin	Pin-Signal	Description	Туре	Remark
D49	NBASET1_MDI0-	Ethernet Controller 1: Media Dependent Interface Differential Pairs	Ю	
D50	NBASET1_MDI0+	Ethernet Controller 1: Media Dependent Interface Differential Pairs	Ю	
D51	GND_73	Ground	GND	
D52	NBASET1_MDI1-	Ethernet Controller 1: Media Dependent Interface Differential Pairs	Ю	
D53	NBASET1_MDI1+	Ethernet Controller 1: Media Dependent Interface Differential Pairs	Ю	
D54	GND_74	Ground	GND	
D55	NBASET1_MDI2-	Ethernet Controller 1: Media Dependent Interface Differential Pairs	Ю	
D56	NBASET1_MDI2+	Ethernet Controller 1: Media Dependent Interface Differential Pairs	Ю	
D57	GND_75	Ground	GND	
D58	NBASET1_MDI3-	Ethernet Controller 1: Media Dependent Interface Differential Pairs	Ю	
D59	NBASET1_MDI3+	Ethernet Controller 1: Media Dependent Interface Differential Pairs	Ю	
D60	GND_76	Ground	GND	
D61	PCle00_TX-	PCI Express high differential pairs	0	
D62	PCle00_TX+	PCI Express high differential pairs	0	
D63	GND_77	Ground	GND	
D64	PCle01_TX-	PCI Express high differential pairs	0	
D65	PCle01_TX+	PCI Express high differential pairs	0	
D66	GND_78	Ground	GND	
D67	PCle02_TX- / SGMII1_TX-	PCI Express high differential pairs	0	
D68	PCle02_TX+ / SGMII1_TX+	PCI Express high differential pairs	0	
D69	GND_79	Ground	GND	
D70	PCle03_TX- / SGMII0_TX-	PCI Express high differential pairs	0	
D71	PCIe03_TX+ / SGMII0_TX+	PCI Express high differential pairs	0	
D72	GND_80	Ground	GND	
D73	PCle04_TX-	PCI Express high differential pairs	0	
D74	PCle04_TX+	PCI Express high differential pairs	0	
D75	GND_81	Ground	GND	
D76	PCle05_TX-	PCI Express high differential pairs	0	
D77	PCle05_TX+	PCI Express high differential pairs	0	
D78	GND_82	Ground	GND	
D79	PCle06_TX- / SATA1_TX-	PCI Express high differential pairs	0	
D80	PCle06_TX+ / SATA1_TX+	PCI Express high differential pairs	0	
D81	GND_83	Ground	GND	
D82	PCle07_TX- / SATA0_TX-	PCI Express high differential pairs	0	
D83	PCle07_TX+ / SATA0_TX+	PCI Express high differential pairs	0	
D84	GND_84	Ground	GND	
D85	NBASETO_MDIO-	Ethernet Controller 0: Media Dependent Interface Differential Pairs	Ю	
D86	NBASETO_MDIO+	Ethernet Controller 0: Media Dependent Interface Differential Pairs	Ю	
D87	GND_85	Ground	GND	
D88	NBASET0_MDI1-	Ethernet Controller 0: Media Dependent Interface Differential Pairs	Ю	
D89	NBASET0_MDI1+	Ethernet Controller 0: Media Dependent Interface Differential Pairs	Ю	
D90	GND_86	Ground	GND	
D91	NBASET0_MDI2-	Ethernet Controller 0: Media Dependent Interface Differential Pairs	Ю	
D92	NBASET0_MDI2+	Ethernet Controller 0: Media Dependent Interface Differential Pairs	Ю	
D93	GND_87	Ground	GND	
D94	NBASET0_MDI3-	Ethernet Controller 0: Media Dependent Interface Differential Pairs	Ю	
D95	NBASET0_MDI3+	Ethernet Controller 0: Media Dependent Interface Differential Pairs	Ю	
D96	GND_88	Ground	GND	
D97	NBASETO_LINK_MAX#	NBASE-T Ethernet Controller 0 MAX Speed Link indicator, active low	0	3.3 V
D98	NBASETO_LINK_MID#	NBASE-T Ethernet Controller 0 MID Speed Link indicator, active low	0	3.3 V
D99	NBASETO_LINK_ACT#	NBASE-T Ethernet Controller 0 activity indicator, active low	0	3.3 V
D100	PINOUT_TYPE2	NC Mini Module – Wide Range 8V to 20V input	0	NC



4. MECHANICS

4.1 Dimensions

The TQMxCU1-HPCM has dimensions of 95 mm \times 70 mm (±0.2 mm). The following figure shows the TQMxCU1-HPCM in a three view.




Figure 5: TQMxCU1-HPCM Three View

The following illustration shows the TQMxCU1-HPCM bottom view.




Figure 6: TQMxCU1-HPCM Bottom View



4.2 Component Placement and Labels

The following illustration shows the TQMxCU1-HPCM component placement. \\




Figure 7: TQMxCU1-HPCM Component Placement Top




Figure 8: TQMxCU1-HPCM Component Placement Bottom

Table 16: Labels on TQMxCU1-HPCM

Label	Content
AK1	TQMxCU1-HPCM version and revision / MAC address
AK2	BIOS label



4.3 Heat Spreader

An aluminium heat spreader "TQMxCU1-HPCM-HSP" is available for the TQMxCU1-HPCM.

The TQMxCU1-HPCM can also be delivered with pre-mounted heat spreader (optional).

The provided heat spreader complies with the latest COM-HPC® Mini specification (10 mm ±0.2 mm, including PCB).

The following illustration shows the heat spreader (TQMxCU1-HPCM-HSP) for the TQMxCU1-HPCM.




Figure 9: TQMxCU1-HPCM-HSP Heat Spreader

The White Paper "Heat Spreader Mounting Instruction" provides information how to mount the heat spreader. Please contact TQ-Support for more details about 2D/3D STEP models.

4.4 Mechanical and Thermal Considerations

The TQMxCU1-HPCM is designed to operate within a wide range of thermal environments.

An important factor for each system integration is the thermal design. The heat spreader provides the thermal coupling to the TQMxCU1-HPCM. The heat spreader is thermally coupled to the processor and provides optimal heat transfer from the TQMxCU1-HPCM to the heat sink. The heat spreader itself is not an appropriate heat sink.

System designers can implement passive and active cooling systems using the thermal connection to the heat spreader.

Attention: Thermal Considerations



Do not operate the TQMxCU1-HPCM without properly attached heat spreader and heat sink!

If a special cooling solution is required, an extensive thermal design analysis and verification has to be performed. TQ-Systems GmbH offers thermal analysis and simulation as a service.

4.5 Protection against External Effects

The TQMxCU1-HPCM itself is not protected against dust, external impact and contact (IP00). Adequate protection has to be guaranteed by the surrounding system and carrier board. Conformal coating can be offered for harsh environment applications.



5. SOFTWARE

5.1 System Resources

5.1.1 I2C0 Bus Devices

The TQMxCU1-HPCM provides a general-purpose I2C0 port via I²C controller in the TQ-flexiCFG block. The following table shows the I2C0 address mapping for the COM-HPC[®] Mini I2C0 port.

Table 17: I²C Address Mapping COM-HPC[®] Mini I2C0 Port

8-bit Address	Function	Remark
0xA0	Module EEPROM	-
0xAE	Carrier board EEPROM	Embedded EEPROM configuration not supported

Make sure the address space of the carrier board I2C0 devices does not overlap the address space of the module devices.

5.1.2 SMBus

The TQMxCU1-HPCM provides a System Management Bus. No device is connected to the SMBus on the TQMxCU1-HPCM.

5.1.3 Memory Mapping

The TQMxCU1-HPCM supports the standard PC system memory and I/O memory map.

5.1.4 Interrupt Mapping

The TQMxCU1-HPCM supports the standard PC Interrupt routing.

The integrated legacy devices (COM1, COM2) can be configured via the BIOS to IRQ3 and IRQ4.



5.2 Operating Systems

5.2.1 Supported Operating Systems

The TQMxCU1-HPCM supports several Operating Systems:

- Microsoft[®] Windows[®] 10 (IoT) Enterprise (64-bit) LTSC 2021 or later
- Microsoft® Windows® 11 (IoT) Enterprise (64-bit)
- Linux Ubuntu (64-bit)

Other Operating Systems are supported on request.

Please visit TO-Group (tab "Specifications") or contact TO-Support for further information about supported Operating Systems.

5.2.2 Driver Download

The TQMxCU1-HPCM is well supported by the Standard Operating Systems, which already include most of the drivers required. It is recommended to use the latest Intel[®] drivers to optimize performance and make use of the full TQMxCU1-HPCM feature set.

The White Paper "Windows Driver Installation Instructions" provides information how to install the Windows driver. Please visit TQ-Group or contact TQ-Support for further driver download assistance.

5.3 TQ-Systems Embedded Application Programming Interface (EAPI)

The TQ-Systems Embedded Application Programming Interface (EAPI) is a driver package to access and control hardware resources on all TQ-Systems COM-HPC® Mini modules. The TQ-Systems EAPI is compatible with the PICMG® specification.

5.4 Software Tools

Please visit <u>Support TQ-Group</u> or contact <u>TQ-Support</u> for further information about available software tools.



6. BIOS – MENU

The TQMxCU1-HPCM uses a 64-bit UEFI BIOS.

To access the InsydeH2O BIOS Front Page, the button <ESC> has to be pressed after System Power-Up during POST phase. If the button is successfully pressed, you will get to the BIOS front page, which shows the main menu items. Press <F1> for the Help Dialog.




Figure 10: InsydeH2O BIOS Front Page

6.1 Continue

Continue boot process the same way if <ESC> was not pressed.

6.2 Boot Manager

 ${\it Choose between possible boot options. One boot option will always be {\it ``Internal EFI Shell''}.}$

You can go back to "Boot Manager" by entering command "exit" and press <ENTER>.



6.3 Device Manager

6.3.1 Driver Health Manager

List all the driver health instances to manage.

6.3.2 Network Device List

Select the network device according the MAC address.

6.4 Boot from File

Boot from a specific mass storage device where a boot file is stored.

6.5 Administer Secure Boot

Enable and configure Secure Boot mode. This option can be also used to integrate PK, KEK, DB and DBx.

Note: Secure Boot	
Â	Only advanced users should use this option.

6.6 Setup Utility

A basic setup of the board can be done by Insyde Software Corp. "Insyde Setup Utility" stored inside an on-board SPI flash. To get access to InsydeH2O Setup Utility the button <ESC> has to be pressed after System Power Up during POST phase. After that, the sentence "ESC is pressed. Go to boot options" is displayed below the boot logo. Select "Setup Utility" on the splash screen that appears. The left frame of each menu page shows the option that can be configured, while the right frame shows the corresponding help.

Key:

↑/↓	Navigate between setup items.
\leftarrow / \rightarrow	Navigate between setup screens (Main, Advanced, Security, Power, Boot and Exit).
<f1></f1>	Show general help screen (Key Legend).
<f5> / <f6></f6></f5>	Switch between different languages in the main screen. Change the value of the highlighted menu item in other screens.
<enter></enter>	$Press\ to\ show\ or\ change\ setup\ option\ listed\ for\ a\ certain\ menu\ or\ to\ show\ setup\ sub-menus.$
<f9></f9>	Press to load the default configuration (cannot be altered by the user). This option has to be confirmed and saved with <f10>. Leaving the InsydeH2O Setup Utility will discard all changes.</f10>
<f10></f10>	Press to save any changes and exit setup utility by executing a restart.
<esc></esc>	Press to leave the current screen or sub-menu and discard all changes.

6.6.1 BIOS Main Screen

The Main screen shows details regarding the BIOS version, processor type, bus speed, memory configuration and further information. Three options can be configured.

Menu Item	Option	Description
Language	English / French / Korean / Chinese	Configures the language of the InsydeH2O Setup Utility
System Time	HH:MM:SS	Use to change the system time to the 24-hour format
System Date	MM:DD:YYYY	Use to change the system date



6.6.2 BIOS Update

The UEFI BIOS update instruction serves to guarantee a proper way to update the UEFI BIOS on the TQMxCU1-HPCM. Please read the entire instructions before beginning the BIOS update.

By disregarding the information, you can destroy the UEFI BIOS on the TQMxCU1-HPCM!

This document will guide the user to update the UEFI BIOS on the TQMxCU1-HPCM by using the Insyde Flash Firmware Tools. The InsydeH2O Tools are only available on request.

Please contact TQ-Support for more information about the BIOS Tools and the latest UEFI BIOS version for the TQMxCU1-HPCM.

Note: Installation procedures and screen shots



Installation procedures and screen shots in this section are for your reference and may not be exactly the same as shown on your screen.

6.6.2.1 Step 1: Preparing USB Stick

A FAT32 formatted USB stick can be used. Copy the following files to the USB stick.

- H2OFFT-Sx64.efi (Flash Firmware Tool from Insyde for update via UEFI Shell)
 - o Be sure to have H2OFFT Version 200.02.00.06 or later
- InsydeH2OFF_x86_WINx64 folder (Flash Firmware Tool from Insyde for update via Windows 64-bit system)
- BIOS binary file, e.g. xx.bin

See: https://www.tq-group.com/en/support/downloads/tq-embedded/software-drivers/x86-architecture/

6.6.2.2 Step 2: Preparing Management Engine (ME) FW for update

Enter the BIOS menu by pressing <ESC> while booting (POST phase) and navigate to the following page:

Setup Utility ⇒ Advanced ⇒ PCH-FW Configuration ⇒ Firmware Update Configuration

Then, set option "Me FW Image Re-Flash" to "enabled", save and exit by pressing <F10> and <Enter>.

Note: Option availability



This option will only be valid for the next boot.






Figure 11: PCH-FW Configuration Menu

	InsydeH2O Setup Utility	Rev. 5.0
Advanced		
ME Firmware Version	16. 1. 25. 2020	Configure Management Engine Technology
ME Firmware Mode	Normal Mode	Parameters
ME Firmware SKU	Consumer SKU	
ME Firmware Status 1	0x90000255	
ME Firmware Status 2	0x30850106	
ME Firmware Status 3	0x00000020	
ME Firmware Status 4	0x00004000	
ME Firmware Status 5	0x00000000	
ME Firmware Status 6	0x00000002	
ME State	<enabled></enabled>	
ME Unconfig on RTC Clear	<enabled></enabled>	
Firmware Update Configuration	cDi aab lada	
Extend CSME Measurement to TPM-PCR	<disabled></disabled>	

Figure 12: Firmware Update Configuration Menu

Advanced	InsydeH2O Setup Ut	ility Rev. 5.0
He FW Image Re-Flash FW Update	<enabled> <enabled></enabled></enabled>	Enable/Disable Me FW Image Re-Flash function.

Figure 13: ME FW Image Re-Flash Option



6.6.2.3 Step 3a: Updating UEFI BIOS via EFI Shell

Plug the USB stick into the board on which you want to update the UEFI BIOS and power up the board. The board will boot and go to the internal EFI shell.

Note: If a boot device is connected, change to "Boot Manager" via Front Page and select "Internal EFI Shell".

Figure 14: EFI Shell

Please see device mapping table on the screen and select the removable hard disk file system "fsX" (X = 0, 1, 2, ...). Move operating directory to USB drive with e.g. "fs0:"

Then, navigate to the BIOS folder (e.g. "cd TQMxCU1-HPCM") to execute the Insyde BIOS update tool:

```
H2OFFT-Sx64.efi <BIOS file> -ALL -RA
```

If the argument "-RA" is set, the SMBIOS data will not be overwritten and the UUID included in SMBIOS data will be preserved. However, this argument is not mandatory.

```
Shell> fs0:
F$0:\> cd TQMx120UC
F$0:\TQMx120UC\> H20FFT-$x64.efi TQMx120UC_5.44.23.50.02.bin -all -ra
```

Figure 15: EFI Shell UEFI BIOS Update




Figure 16: Screen during BIOS Update



6.6.2.4 Step 3b: Updating UEFI BIOS via Windows Operating System

Boot the Windows operating system (64-bit) and insert the USB stick into the board on which you want to update the UEFI BIOS. Start the Command Prompt (CMD). It is important to note that the Command Prompt must be started in the administrator mode!

Select the BIOS update folder with the Insyde Windows 64-bit update tool and execute the Insyde BIOS update tool.

H2OFFT-Wx64.exe <BIOS file>.bin -all -ra

For the <BIOS file> argument, please specify the .bin file with the full path (e.g. D:\TQMxXXXX_X.xx.xx.xx.xx.bin).

If the option "-ra" is used, the SMBIOS data will not be overwritten and the UUID included in SMBIOS data will be preserved. However, this argument is not mandatory.

Start the BIOS update with the Insyde Windows 64-bit update tool.

6.6.2.5 Step 4: BIOS update check on the TQMxCU1-HPCM Module

After the UEFI BIOS update, the new UEFI BIOS configures the complete TQMxCU1-HPCM hardware. This results in several reboots and the first boot time takes longer (up to $1 \sim 2$ minutes).

The TQMxCU1-HPCM features a dual colour Debug LED providing boot and UEFI BIOS information.

If the green LED blinks, the UEFI BIOS is booting. If the green LED is lit permanently, the UEFI BIOS boot is completed.



Figure 17: TQMxCU1-HPCM Debug LED

After the UEFI BIOS has been flashed completely, please check whether the UEFI BIOS has been flashed successfully. The BIOS Main menu provides the board and hardware information and it shows the installed BIOS version.

	InsydeH2O Setup Utility	Rev. 5.0
Main Advanced Security Pow	er Boot Exit	
InsydeH20 Version	TQMx120UC. 5. 44. 23. 50. 02	Select the current default language
Build Date	02/23/2023	used by the InsydeH20.
Build Time	15:59:55	
Processor Type	12th Gen Intel(R) Core(TM) i5-1250PE	

Figure 18: EFI BIOS Main Menu



7. SAFETY REQUIREMENTS AND PROTECTIVE REGULATIONS

7.1 EMC

The TQMxCU1-HPCM was developed according to electromagnetic compatibility requirements (EMC). Depending on the target system, anti-interference measures may still be necessary to guarantee the adherence to the limits for the overall system.

7.2 ESD

In order to avoid interspersion on the signal path from the input to the protection circuit in the system, the protection against electrostatic discharge should be placed directly at the inputs of a system. As these measures always have to be implemented on the carrier board, no special preventive measures were taken on the TQMxCU1-HPCM.

7.3 Shock & Vibration

The TQMxCU1-HPCM is designed to be insensitive to shock, vibration, and impact.

7.4 Operational Safety and Personal Security

Due to the occurring voltages (≤20 V DC), tests with respect to the operational and personal safety have not been carried out.

7.5 Cyber Security

The user must always perform a Threat Analysis and Risk Assessment (TARA) for their individual end application, since the TQMxCU1-HPCM is only a sub-component of an overall system.

7.6 Reliability and Service Life

The MTBF according to MIL-HDBK-217 FN2 is approximately 788,701 hours, Ground Benign, @ +40 °C.

7.7 RoHS

The TQMxCU1-HPCM is manufactured RoHS compliant.

- All components and assemblies are RoHS compliant
- The soldering processes are RoHS compliant

7.8 WEEE[®]

The company placing the product on the market is responsible for the observance of the WEEE® regulation. To be able to reuse the product, it is produced in such a way (a modular construction) that it can be easily repaired and disassembled.

7.9 REACH®

The EU-chemical regulation 1907/2006 (REACH® regulation) stands for registration, evaluation, certification and restriction of substances SVHC (Substances of very high concern, e.g., carcinogen, mutagen and/or persistent, bio accumulative and toxic). Within the scope of this juridical liability, TQ-Systems GmbH meets the information duty within the supply chain with regard to the SVHC substances, insofar as suppliers inform TQ-Systems GmbH accordingly.

7.10 Statement on California Proposition 65

California Proposition 65, formerly known as the Safe Drinking Water and Toxic Enforcement Act of 1986, was enacted as a ballot initiative in November 1986. The proposition helps to protect the state's drinking water sources from contamination by approximately 1,000 chemicals known to cause cancer, birth defects, or other reproductive harm ("Proposition 65 Substances") and requires businesses to inform Californians about exposure to Proposition 65 Substances.

The TQ device or product is not designed, manufactured, or distributed as consumer product or for any contact with end-consumers. Consumer products are defined as products intended for a consumer's personal use, consumption, or enjoyment. Therefore, our products or devices are not subject to this regulation and no warning label is required on the assembly.

Individual components of the assembly may contain substances that may require a warning under California Proposition 65. However, it should be noted that the Intended Use of our products will not result in the release of these substances or direct human contact with these substances. Therefore, you must take care through your product design that consumers cannot touch the product at all and specify that issue in your own product related documentation.

TQ-Systems GmbH reserves the right to update and modify this notice, as it deems necessary or appropriate.



7.11 EuP

The Eco Design Directive, also Energy using Products (EuP), is applicable to products for the end user with an annual quantity >200,000. The TQMxCU1-HPCM must therefore always be seen in conjunction with the complete device. The available standby and sleep modes of the components on the TQMxCU1-HPCM enable compliance with EuP requirements for the TQMxCU1-HPCM.

7.12 Battery

No batteries are assembled on the TQMxCU1-HPCM.

7.13 Packaging

By environmentally friendly processes, production equipment and products, we contribute to the protection of our environment. To be able to reuse the TQMxCU1-HPCM, it is produced in such a way (a modular construction) that it can be easily repaired and disassembled. The energy consumption of this subassembly is minimised by suitable measures. The TQMxCU1-HPCM is delivered in reusable packaging.

7.14 Export Control and Sanctions Compliance

The customer is responsible for ensuring that the product purchased from TQ is not subject to any national or international export/import restrictions. If any part of the purchased product or the product itself is subject to said restrictions, the customer must procure the required export/import licenses at its own expense. In the case of breaches of export or import limitations, the customer indemnifies TQ against all liability and accountability in the external relationship, irrespective of the legal grounds. If there is a transgression or violation, the customer will also be held accountable for any losses, damages or fines sustained by TQ. TQ is not liable for any delivery delays due to national or international export restrictions or for the inability to make a delivery as a result of those restrictions. Any compensation or damages will not be provided by TQ in such instances.

The classification according to the European Foreign Trade Regulations (export list number of Reg. No. 2021/821 for dual-use-goods) as well as the classification according to the U.S. Export Administration Regulations in case of US products (ECCN according to the U.S. Commerce Control List) are stated on TQ's invoices or can be requested at any time. Also listed is the Commodity code (HS) in accordance with the current commodity classification for foreign trade statistics as well as the country of origin of the goods requested/ordered.

7.15 Warranty

TQ-Systems GmbH warrants that the product, when used in accordance with the contract, fulfils the respective contractually agreed specifications and functionalities and corresponds to the recognized state of the art.

The warranty is limited to material, manufacturing and processing defects. The manufacturer's liability is void in the following cases:

- Original parts have been replaced by non-original parts.
- Improper installation, commissioning or repairs.
- Improper installation, commissioning or repair due to lack of special equipment.
- Incorrect operation
- Improper handling
- Use of force
- Normal wear and tear



7.16 Other Entries

By environmentally friendly processes, production equipment and products, we contribute to the protection of our environment. The energy consumption of this subassembly is minimised by suitable measures. Printed PC-boards are delivered in reusable packaging.

Modules and devices are delivered in an outer packaging of paper, cardboard or other recyclable material.

Since there is currently no technical equivalent alternative for printed circuit boards with bromine-containing flame protection (FR-4 material), such printed circuit boards are still used.

No use of PCB containing capacitors and transformers (polychlorinated biphenyls).

These points are an essential part of the following laws:

- The law to encourage the circular flow economy and assurance of the environmentally acceptable removal of waste as at 27.9.94 (source of information: BGBI I 1994, 2705)
- Regulation with respect to the utilization and proof of removal as at 1.9.96 (source of information: BGBI I 1996, 1382, (1997, 2860))
- Regulation with respect to the avoidance and utilization of packaging waste as at 21.8.98 (source of information: BGBI I 1998, 2379)
- Regulation with respect to the European Waste Directory as at 1.12.01 (source of information: BGBI I 2001, 3379)

This information is to be seen as notes. Tests or certifications were not carried out in this respect.



8. APPENDIX

8.1 Acronyms and Definitions

The following acronyms and abbreviations are used in this document.

Table 18: Acronyms

	Maning
Acronym	Meaning
AHCI	Advanced Host Controller Interface
BIOS	Basic Input/Output System
CAN	Controller Area Network
CMOS	Complementary Metal Oxide Semiconductor
CODEC	Code/Decode
COM	Computer-On-Module
CPU	Central Processing Unit
CSM	Compatibility Support Module
cTDP	Configurable Thermal Design Power
DC	Direct Current
DDC	Display Data Channel
DDI	Digital Display Interface
DDR	Double Data Rate
DMA	Direct Memory Access
DP DV#	DisplayPort
DVI	Digital Visual Interface
EAPI	Embedded Application Programming Interface
ECC	Error-Correcting Code
EDID	Extended Display Identification Data
eDP	embedded DisplayPort
EEPROM	Electrically Erasable Programmable Read-Only Memory
EFI	Extensible Firmware Interface
EMC	Electromagnetic Compatibility
ESD	Electrostatic Discharge
FAE	Field Application Engineer
FIFO	First In First Out
flexiCFG	Flexible Configuration
FPGA	Field Programmable Gate-Array
FR-4	Flame Retardant 4
FW	Firmware
GPIO HDA	General-purpose Input/Output
HDMI	High Definition Audio High Definition Multimedia Interface
HEVC	
HSP	High Efficiency Video Coding Heat Spreader
HT	Hyper-Threading
П	Input
IPD	Input with internal Pull-Down resistor
IPU	Input with internal Pull-Up resistor
1/0	Input/Output
I ² C	Inter-Integrated Circuit
IEC	International Electrotechnical Commission
loT	Internet of Things
IP00	Ingress Protection 00
IRQ	Interrupt Request
JEIDA	Japanese Electronics Industry Development Association
JPEG	Joint Photographic Experts Group
JTAG [®]	Joint Test Action Group
LED	Light Emitting Diode
LPDDR5	Low Power Double Data Rate 5
ME	Management Engine
MMC	Multimedia Card
MPEG	Moving Picture Experts Group
MST	Multi-Stream Transport
MT/s	Mega Transfers per second
MTBF	Mean operating Time Between Failures
1111111	



8.1 Acronyms and Definitions (continued)

Table 18: Acronyms (continued)

Acronym	Meaning
N/A	Not Available
NC	Not Connected
0	Output
OD	Open Drain
OpROM	Option ROM
OS	·
PC	Operating System Personal Computer
PCB	Printed Circuit Board
PCH	Platform Controller Hub
PCI PCIe	Peripheral Component Interconnect
PD	Peripheral Component Interconnect Express Pull-Down
PEG PICMG [®]	PCI Express for Graphics PCI Industrial Computer Manufacturers Group
POST	Power-On Self-Test
	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
PU	Pull-Up
PWM	Pulse-Width Modulation
RAID	Redundant Array of Independent/Inexpensive Disks/Drives
RAM	Random Access Memory
RMA	Return Merchandise Authorization
RoHS	Restriction of (the use of certain) Hazardous Substances
RSVD	Reserved
RTC	Real-Time Clock
SATA	Serial ATA
SCU	System Control Unit
SD	Secure Digital
SD/MMC	Secure Digital Multimedia Card
SDIO	Secure Digital Input/Output
SIMD	Single Instruction, Multiple Data
SMART	Self-Monitoring, Analysis and Reporting Technology
SMBus	System Management Bus
SO-DIMM	Small Outline Dual In-Line Memory Module
SPD	Serial Presence Detect
SPI	Serial Peripheral Interface
SPKR	Speaker
SSD	Solid-State Drive
STEP	Standard for Exchange of Products
TDM	Time-Division Multiplexing
TDP	Thermal Design Power
TPM	Trusted Platform Module
UART	Universal Asynchronous Receiver/Transmitter
UEFI	Unified Extensible Firmware Interface
USB	Universal Serial Bus
VC-1	Video Coding (format) 1
VESA	Video Electronics Standards Association
VGA	Video Graphics Array
VP8	Video Progressive (compression format) 8
WDT	Watchdog Timer
WEEE [®]	Waste Electrical and Electronic Equipment
WES	Windows [®] Embedded Standard



8.2 References

Table 19: Further Applicable Documents and Links

No.	Name	Rev.	Company
(1)	Intel [®] Core [™] Ultra processor Product Brief	_	Intel
(2)	PICMG® COM-HPC® Module Base Specification	Rev. 1.2	PICMG
(3)	PICMG® COM-HPC® Carrier Design Guide	Rev. 2.2	PICMG PDF
(4)	PICMG® COM-HPC® Embedded Application Programming Interface	Rev. 1.0	PICMG PDF